

ANALOG + DIGITAL
VLSI DESIGN
NOTES



AKSHANSH CHAUDHARY

Analog and Digital VLSI Design Notes, First Edition

Copyright © 2013 Akshansh

ALL RIGHTS RESERVED.

Presented by: Akshansh Chaudhary
Graduate of BITS Pilani, Dubai Campus
Batch of 2011

Course content by: Prof. Dr. Vijaya Gunturu
Then Faculty, BITS Pilani, Dubai Campus

Layout design by: AC Creations © 2013




The course content was prepared during Fall, 2013.

More content available at: www.Akshansh.weebly.com

DISCLAIMER: While the document has attempted to make the information as accurate as possible, the information on this document is for personal and/or educational use only and is provided in good faith without any express or implied warranty. There is no guarantee given as to the accuracy or currency of any individual items. The document does not accept responsibility for any loss or damage occasioned by use of the information contained and acknowledges credit of author(s) where ever due. While the document makes every effort to ensure the availability and integrity of its resources, it cannot guarantee that these will always be available, and/or free of any defects, including viruses. Users should take this into account when accessing the resources. All access and use is at the risk of the user and owner reserves that right to control or deny access.

Information, notes, models, graph etc. provided about subjects, topics, units, courses and any other similar arrangements for course/paper, are an expression to facilitate ease of learning and dissemination of views/personal understanding and as such they are not to be taken as a firm offer or undertaking. The document reserves the right to discontinue or vary such subjects, topic, units, courses, or arrangements at any time without notice and to impose limitations on accessibility in any course.

* Module \equiv Counters, say
then, leaf cells \equiv Flip flops



INTRODUCTION

- a represent"

* Y-CHART (RBI, pg 369-370)

↳ Illustrates a design flow for most logic chips, using design activities on 3 diff^t domains (that resemble the letter y)

Fig 14.3

- Behavioral domain
- Structural domain
- Geometrical layout Design.

* Y-chart evolution (TI, pg 9-14)

- * See what kind of chip to make (Design varies)
- * Do floor planning (which component to put where)
- * Develop each block
- * Connect each block
- * Reduce transmission speed delays
- * Boolean algebra simplification & then making ckt
- * Making the chip from Smithy shop.

* Simplified view of VLSI design flow: (TI, pg 9-14)

↳ bidirectional \rightarrow when an already prepared chip has to be added/changed with some extra parameters.

↳ So, both top-down & bottom-up approaches are req^d

★ Challenges in Digital Design

- DSM
- ## Microscopic Problems
- Ultra high speed design
 - Interconnect
 - Noise
 - Reliability
 - Power Dissipation
 - Clock distribⁿ

- DSM
- ## Macroscopic
- Time to market
 - Millions of gates to make
 - High level abstractions
 - Portability
 - Predictability
 - etc



★

CMOS

nmos ($V_T \sim 0.7V$)

pmos ($V_T \sim -0.7V$)


Dirⁿ of current



- micro
nano
tech
- VLSI design
- ★ Imp. elements :

 - Power dissipⁿ
 - Speed ($\propto \frac{1}{\text{delay}}$)
 - Area of chip
 - Reliability
- only for nano

(mainly used as a 3 terminal device)
G, D, S



nmos

★ The channel length (L):

- $\approx 10^{-6} m (\mu m)$
: Micron tech.
- $\approx 10^{-9} m (nm)$
: Nano technology


Transistor \equiv SWITCH



Puffin
Date _____
Page _____


• Common relations:-

Ideal Behaviour




Open ckt



$V_{GS} < V_T$: Cut off region.



little reality (more of ideal)



more of reality



* PTM: Predictive Technology Model

(# ptm.asu.edu)

* $\frac{\text{Width}}{\text{Length}} = \frac{W}{L}$ = called as ASPECT RATIO

Geometry of transistor

Puffin
Date: _____
Page: _____

* Codes used in modelling

∃ diff. levels of models. Codes vary for every level.

Whenever you see



MPI
Mn1
L, W

Stands for

pch (PMOS)
nch (NMOS)

length, width of channel

eg the code statement :-



* Mathematics involved in MOS theory:


• $V_{gs} < V_t$ ⇒ MOSFET in cut off region
threshold voltage ⇒ $I_{ds} = 0$
(✓ PMOS & NMOS)

• $V_{gs} > V_t$ & $V_{ds} < V_{gs} - V_t$
⇒ MOSFET is in linear region.


Permittivity of oxide layer ⇒ $I_{ds} = \frac{\mu \epsilon_{ox} W}{T_{ox} L} \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$

• $V_{gs} > V_t$ & $V_{ds} > V_{gs} - V_t$
⇒ MOSFET is in saturation region
⇒ $I_{ds} = \frac{\mu \epsilon_{ox} W}{T_{ox} L} \left(\frac{V_{gs} - V_t}{2} \right)^2$

I-V Char. of transistor
of char.



Transfer char.




- Note: I_{ds} is const & independent of V_{ds} in saturation.
- I_{ds} is zero in sub threshold region.
- $V_{gs} < 0.7V \rightarrow$ open switch
- Identifies, incorrect \rightarrow especially for sub-micron MOS transistor.

★ Working on I_{ds} formula under Saturation :-

$$I_{ds} = \frac{1}{2} \mu_n \frac{\epsilon_{ox}}{T_{ox}} \frac{W}{L} (V_{gs} - V_T)^2$$

- N_a, N_d : doping conc.
- V_{dd} : supply voltage



* CONSTANT FIELD SCALING.

✓ If you change one parameter, what change comes in other parameters :-

◦ Primary scaling factors

DO THIS { T_{ox}, L, W, X_j (all linear dimensions) $\rightarrow 1/k$
 N_a, N_d (doping conc.) $\rightarrow k$
 V_{dd} (supply voltage) $\rightarrow 1/k$

◦ Derived scaling behaviour of transistor

THIS { Electric field $\rightarrow 1$
 I_{ds} $\rightarrow 1/k$
 Capacitance $\rightarrow 1/k$

HAPPENS

◦ Derived scaling behaviour of circuit
 Delay ($RC = (\frac{V}{I})C$) $\rightarrow 1/k$
 Power (VI) $\rightarrow 1/k^2$
 Power-delay product $\rightarrow 1/k^3$
 Circuit density ($\propto 1/A$) $\rightarrow k^2$

Verifying \rightarrow in the I_{ds} formula of satⁿ,

eg :- { $V_{DD} \rightarrow \frac{V_{DD}}{k} (V'_{DD})$ $T_{ox} \rightarrow \frac{T_{ox}}{k} (T'_{ox})$
 If this is done { $V_{GS} \rightarrow \frac{V_{GS}}{k} (V'_{GS})$ $W \rightarrow \frac{W}{k} (W')$
 $V_T \rightarrow \frac{V_T}{k} (V'_T)$ $L \rightarrow \frac{L}{k} (L')$

formule changes as :

$$I_{DS}' = \frac{1}{2} \mu_n \left(\frac{\epsilon_{ox}}{T_{ox}'} \right) \left(\frac{W'}{L'} \right) \left(\frac{V_{DS}' - V_T}{2} \right)^2$$

$$= \frac{1}{2} \mu_n \frac{\epsilon_{ox}}{(T_{ox}/k)} \left(\frac{W/k}{L/k} \right) \left(\frac{V_{DS}/k - V_T/k}{2} \right)^2$$

$$= \frac{I_{DS}}{k}$$

So, $I_{DS} \rightarrow \frac{I_{DS}}{k}$ (verified).

Illy, $T' = R'C'$

$$= \frac{V_{DS}/k}{I_{DS}/k} \times \frac{C}{k}$$

$$\Rightarrow T' = \frac{T}{k}$$

Verifying

$$* C_{GS} = C_{ox} \times W \times L = \frac{\epsilon_{ox}}{T_{ox}} \times W \times L$$

(Transforming)

$$C'_{GS} = \frac{\epsilon_{ox}}{(T_{ox}/k)} \left(\frac{W}{k} \right) \left(\frac{L}{k} \right) = \left[\frac{\epsilon_{ox} \times W \times L}{T_{ox}} \right] \frac{1}{k} = \frac{C_{GS}}{k}$$

C_{GS} after scaling



* CONSTANT VOLTAGE SCALING :

$$\frac{V_{dd} \text{ (voltage)}}{V_{GS} \rightarrow V_{DS}} = \rightarrow \text{1 (const)} \rightarrow \text{No change}$$

slightly
assumption


- Capacitance (C_{GS}) $\rightarrow 1/k$
- Current (I_{DS}) $\rightarrow k$
- Delay (T) $\rightarrow 1/k^2$
- Power $\rightarrow k$
- Power-delay product $\rightarrow 1/k$
- Circuit density $\rightarrow k^2$

* Characteristics of MOS (in graph): seen practically seeing capacitance C_{GC} (gate to channel cap.)



Seeing
capacitive
effect.

$$I_{ds} \propto V_{gs}, V_t, V_{ds}$$




o/p Conductance, $g_o = \frac{\partial I_{ds}}{\partial V_{ds}} \Big|_{V_{gs}, V_{sb} \text{ const}}$

Transconductance, $g_m = \frac{\partial I_{ds}}{\partial V_{gs}} \Big|_{V_{ds}, V_{sb} \text{ const}}$

$g_{mb} = -\frac{\partial I_{ds}}{\partial V_{sb}} \Big|_{V_{gs}, V_{ds} \text{ const}}$

★ Large Signal Model \equiv Saturⁿ Region
($V_{ds} \geq V_{gs} - V_t$)



$$I_{ds} = \frac{\mu E_{ox}}{T_{ox}} \frac{W}{L} (V_{gs} - V_t)^2$$

• Typical values for 0.35 μm technology
for a situation: 3.3V, $L = 0.35 \mu\text{m}$, $W = 0.7 \mu\text{m}$, $T_{ox} = 7 \text{nm}$
 $V_{T0} = 0.6 \text{V}$, $V_{gs} - V_t = 1 \text{V}$

$$g_m \sim 10^{-4} \text{ A/V}$$

$$1/g_m \sim 10 \text{ k}\Omega$$

$$g_{mb} \sim 0.1 g_m \sim 10^{-5} \text{ A/V}$$


$$1/g_{mb} \sim 100 \text{ k}\Omega$$

$$g_o \sim 0.01 g_m \sim 10^{-6} \text{ A/V}$$

$$1/g_o \sim 1000 \text{ k}\Omega$$


f: femto = 10^{-15}

* MOS Capacitances



- ① :- C_{ov} overlap capacitance
gate capacitance that overlaps doped region.
 C_{gd0}/C_{gs0}
- ③ :- C_{jsw} : junction side wall capacitance
- ④ :- C_j : source/drain bottom plane junction capacitance
p-u area

* MOSFET HIGH FREQUENCY MODEL




Analysing Non Ideal Cases

(a) * Channel Length Modelⁿ


↳ Change in Drain Source current when channel length changes ($L_{eff} = L - \Delta L$) $f(V_{ds})$

$$I_{ds} = \frac{\mu \epsilon_{ox} W (V_{gs} - V_t)^2}{T_{ox} L_{eff} \times 2} \quad \text{or} \quad I_{ds} = \frac{\mu \epsilon_{ox} W \cdot (V_{gs} - V_t)^2}{T_{ox} L} (1 + \lambda V_{ds})$$

Changes in graph of I_{ds} vs V_{ds}




(b) On introducing Body Effect to (fig)



(Change in High frequency model)


(c) Short Channel Effect

Variations of channel length (L) with V_t




$L < 1 \mu m$ not desired


(d) Reverse short channel effect



(e)* Drain Induced Barrier Lowering




(f) Narrow width effect:



(g) Velocity saturation

→ $I_{ds} \downarrow$ due to
 vel. satur.



(h) Punch through

When 2 depletion overlaps then $V_d > V_{pt}$

Punch through

(i) Hot carrier reliability

Typically seen in case of Avalanche breakdown

(j) Gate oxide reliability

Under high electric fields electrons tunnel through the oxide.
Tunneling electrons create damage in the oxide.

§ CMOS Design Parameters

$T_{ox}, W, L, X_j, V_{DD}, V_T$

* Level 1 Model

Shichman and Hodges Model

(Ref: T2: Sec 2.4.4

Sec. 16.3.1)

includes :- eq^{ns} for

Table 2.1: Showing values of capacitance & others.

- triode/linear region

- saturation region

* This model does not include sub-threshold conduction or any short channel effects; maintains reasonable I/V accuracy for channel lengths as small as $\approx 4\mu m$. Also

* In total, \exists
 16 parameters for NMOS
 & 16 parameters for PMOS } Table 2.1
 (TB 2)

* Level 2 model

↳ The model exhibits moderate accuracy for wide, short transistors.

- V_T : not const.
- ΔL : varies with V_{DS} , V_{DSat}
- μ : C_{ox} , V_{GS} , V_{TH} , V_{DS} .
- γ : introduced.

* Level 3 model :- (Ref TB2, Sec 16.3)


- ↳ (F_n, F_s)
- ↳ Narrow channel $\Rightarrow w$ is narrow
- ↳ Short channel $\Rightarrow L$ is short

* BSIM SERIES (Ref. TB2, Sec 16.3.4)



CMOS

comes by
 decosⁿ
 comes on
 oxidⁿ
 Si surface



- * Gates: made of polysilicon.
- * p-well & n-well

In a CMOS, \exists nmos & pmos together in same structure. But, only one substrate is taken common to both. Now, pmos needs n substrate & Nmos needs p-substrate.

So, if the common substrate is n, then a p-well is created with nmos.

- * CMP: Chemical Mechanical Processing

★ DESIGN RULES

• Unit dimension: min. line width

- ↳ scalable design rules: 2 parameters
- ↳ absolute dimensions (micron rules)

↳ allows design within $0.18\mu\text{m} - 0.25\mu\text{m}$ range (very limited range)

Learn colors

define well colours for all layers of a CMOS meant for designing. eg, for well, color is yellow


• Connection b/w 2 metal layers, called as "VIA"

• Inter layer design rules:

Under what cond^{ns} & what should be the distance b/w 2 same layers.

eg: Same potential

Different potential



⇒ If 2 wells are at same potential, & the width is 10 units, then, distance b/w 2 wells is 0 or 6 units.

⇒ If 2 wells are at different potential, distance b/w wells should be 9 units (when width is 10 units)



wafer
die

Puffin

Date

Day

* Basically, design of a transistor and other things is seen on the basis of the color assigned to them.

We see bands of diff. colors, connected together making a structure of transistor or any device. (view seen is top view or front view).

• Stuck diagram:

↳ making a skt. s.t. every connection is of different colour to demarkate what connection it is.

• Packaging requirements:

- ↳ Electrical: low parasitics
- ↳ Mechanical: reliable and robust
- ↳ Thermal: efficient heat removal
- ↳ economical: cheap

• Bonding: make a circuit design & connect/bond circuit to the base using:

Wired bonding

Tape automated bonding

Fly chip bonding

Package-to-board interconnect

↳ Through hole mounting

↳ surface mount

• Package types:

Bare die, DIP, PGA, Small outline, Quad flat pack, PLCC, Leadless carrier


• each type of packaging has some value of C & L (so, speed slows down, resonating effects can come)

* Note: A diode connecting transistor acts as a resistance.

Raeby

Chapter-5 VLSI IC design

• Current definition by resistive divider



we have $v_{mas} \rightarrow M1$.
Assuming its in satⁿ, we have

$$I_{out} \approx \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \left(\frac{R_2}{R_1 + R_2} (V_{DD} - V_{TH}) \right)^2$$


V_{ov}
→ overdrive voltage

* Idea: for generating an accurate current source, use Reference generator (generating I_{REF})
Now, \because Reference generator is costly, so, to use in every circuit, current mirror circuits are used to give I_{REF}


I generate I_{REF} . Now, $I_{REF} = f(V_{GS})$
(I_{REF} is a fn of V_{GS})

$$\text{So, } V_{GS} = f^{-1}(I_{REF})$$

Current mirror



Diode connecting device providing inverse fn.




I_{REF} gets copied.

* **CASCODE** \equiv **CASCADED TRIODES** \rightarrow linear region \equiv Triode region in BJT or FET

\rightarrow combinⁿ of common source & common gate stage.

Puffin
Date _____
Page _____



$$I_2 = I_{REF} \left(\frac{(W/L)_2}{(W/L)_1} \right)$$

$$|I_3| = |I_2|$$

$$I_{out} = I_2 \times \frac{(W/L)_4}{(W/L)_3}$$

• In the presence of channel length modulation

$$I_{D1} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right)_1 (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS1})$$

$$\& I_{D2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right)_2 (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS2})$$

$$\text{So, } \frac{I_{D2}}{I_{D1}} = \frac{(W/L)_2 \cdot (1 + \lambda V_{DS2})}{(W/L)_1 \cdot (1 + \lambda V_{DS1})} \rightarrow \text{due to channel length modulation}$$


\rightarrow Ideally, current mirror is:-

$$\frac{I_{D2}}{I_{D1}} = \frac{(W/L)_2}{(W/L)_1}$$

* **FEATURES OF CASCODE AMPLIFIER**

* **Basics:**
(Raeby: Ch-3, 4.)
Self reading

- ✓ o/p impedance \uparrow
- ✓ intrinsic gain is squared
- ✓ shielding property
- ✓ i/p pole in presence of R_s is pushed away



$$I_{D2} = I_{D3} \text{ or } I_{out}$$

$$I_{REF} = I_{D1}$$

Now

$$I_{D2} = \frac{(W/L)_2}{(W/L)_1} I_{D1}$$

$$I_{out} = \frac{(W/L)_3}{(W/L)_0} I_{REF}$$

By changing design W & L , we can have

$$\frac{(W/L)_2}{(W/L)_1} = \frac{(W/L)_3}{(W/L)_0}$$

$$\Rightarrow I_{D2} = I_{out}$$

By this method (see in detail), we can remove channel length modulⁿ.

* ACTIVE CURRENT MIRRORS (Fig. 5.17)

↳ using differential amplifiers

↳ use: NOISE CANCELLATION

↳ key parameter: CMRR = A_d/A_c

(Common mode rejection ratio)

tells how good my differential amp. is?

Some expressions:

$$\bullet |A_v| \cong \frac{g_{m1}}{2} [(2r_{o2}) || r_{o4}]$$

$$\bullet R_{out} \cong 2 r_{o2}$$




Fig 5.20 a Symmetric config.

Some imp. parameters useful to see in designing

$$R_{out} \approx (r_{o2} \parallel r_{o4})$$

$$A_v \approx g_{m,12} (r_{o1,2} \parallel r_{o3,4}) \Rightarrow g_{m,1} (r_{o1} \parallel r_{o3})$$

or $g_{m,2} (r_{o2} \parallel r_{o4})$

CMRR = $(1 + 2g_{m,1,2} R_{cs}) g_{m,3,4} (r_{o1,2} \parallel r_{o3,4})$
 = common mode rejection ratio

$$\frac{\Delta V_{out}}{\Delta V_{in,cm}} \approx \frac{(g_{m,1} - g_{m,2}) r_{o3} - g_{m,2}/g_{m,3}}{1 + (g_{m,1} + g_{m,2}) R_{cs}}$$

→ an extra term when $m_1 \neq m_2$


→ assumption, $r_{o3} \gg \frac{1}{g_{m,2}}$

* In real life, whenever I have voltage source as i/p \exists source resistance is also there in it. So, in the presence of R_s , my TF ($\frac{V_{out}}{V_{in}}$) becomes 2nd ord. (wrt denominator), which was 1st order without R_s

* Keep parameters whenever anything is designed with transistors (8)

- Input impedance
- o/p impedance
- DC gain
- AC gain
- Power dissipation
- Delay/Speed

Analog Octagon




(TB : Razavi)

Ch-3
 *

Source follower configⁿ (also called Common drain)

↳ seeing high freq response

↳ 1 pole = zero : Broadband Condⁿ



$$A_v(\omega) = \frac{C_{gs1}}{C_{gs1} + C_{sb1} + C_{gd2} + C_{db2}}$$

* $\frac{V_{out}}{V_{in}}$ gives high freq char.

* $Z_{out} \approx \frac{1}{g_m}$; at low freq.

$\approx R_s$; at high freq.

Miller effect \Rightarrow Move a capacitance to some side by multiplying it with some factor


of impedance \uparrow with freq \Rightarrow Inductive effect

* Similar eqns can seem for common gate as well.

\rightarrow formulas of $\frac{V_{out}}{V_{in}} \rightarrow Z_L (= R_D || \frac{1}{C_{DS}})$
their analysis


* Concept of poles \rightarrow Take any 2 nodes, take $\frac{V_{out}}{V_{in}}$ or $\frac{V_{after}}{V_{before}}$ a Transfer fⁿ so, has poles & zeros
In cascade network, \exists some sort of RC network which restricts the i/p & o/p freq or anywhere in b/w

graph: $|A_v|$



for one pole.
(for many poles, the slope drops more.)

Zeros have the graph like:-



Considering a cascode stage (see fig from book) fig 6.25, Razavi

$$\omega_{P,A} = \frac{1}{R_s \left[C_{GS1} + \left(1 + \frac{g_{m1}}{g_{m2} - g_{mb2}} \right) C_{GD1} \right]}$$

Point A, at i/p.

i.e., freq. is depending over R & C.

(Tip: Go to pt. A & see which R & C components are affecting it)

$$\frac{1}{R} \equiv$$

$$\omega_p(x) = \frac{g_{m2} + g_{mb2}}{2C_{DB1} + C_{DB2} + C_{S1B2} + C_{S1B1}}$$

point X, inside cascade stage

$$\propto \frac{1}{RC}$$

$$\omega_p(y) = \frac{1}{R_D(C_{DB2} + C_L - C_{GD2})}$$

point Y, at o/p.

* learn the idea to analyse the circuit based on the given R's & C's in it.

* Considering Differential amplifier,

At high freq

$$A_{v, CM} = \frac{(\Delta g_m) [R_D \parallel (\frac{1}{C_{LS}})]}{(g_{m1} + g_{m2}) [R_{D2} \parallel (\frac{1}{C_{ps}})] + 1}$$



→ becomes open circuit at low freq

$$A_{v, CM} = \frac{(\Delta g_m) \times R_D}{(g_{m1} + g_{m2}) (R_{D2} + 1)}$$

Fig 6.31

for a Differential amp (with 2 identical NMOS & 2 identical PMOS)

$$A_v = \frac{V_{out}}{V_{in}} = f(g_{mN}, g_{mP}, r_{op}, r_{on}, C_E, C_L)$$

for such a circuit,


$$\omega_{p1} \approx \frac{2g_{mP}(r_{on} + r_{op})}{(2r_{on} + r_{op})C_E + r_{op}(1 + 2g_{mP}r_{on})C_L}$$

$$* \omega_{p1} \approx \frac{1}{(r_{on} || r_{op})C_L}$$

iff $2g_{mP}r_{on} \gg 1$.
 ω_{p1} depending on NMOS & PMOS resistance & load capacitance.

Assuming: All transistors are in saturation region.

exercise 6.3



Use spice level 1 model to (Table 2.1 Razavi) \rightarrow find poles & zeroes

For poles & zeroes, find voltage gain to make TF.

Common source stage

$R_s = 1k\Omega$

$I_{D1} = 1mA$

$R_D = 2k\Omega$

$W = 50\mu m$
 $L = 0.5\mu m$

Now,

$$TF = \frac{V_{out}(s)}{V_{in}} = \frac{(C_{GD}s - g_m)R_D}{R_s R_D s^2 + [R_s(1 + g_m R_D)C_{GD} + R_s C_{GS} + R_D(C_{GD} + C_{DB})]s + 1}$$

where,

$$\epsilon = C_{GS} C_{GD} + C_{GS} C_{DB} + C_{GD} C_{DB}$$

Solving numerator of TF = 0 $\Rightarrow s = \frac{g_m}{C_{GD}} = j\omega$,

or $\omega = \frac{g_m}{C_{GD}}$ (zero)

Solving denominator of TF = 0 (Solving for poles)

$$\omega_{Pole 1} = \omega_{P1} = \frac{1}{R_s(1+g_m R_D) C_{GD} + R_s C_{GS} + R_D(C_{GD} + C_{DB})}$$

$$\omega_{P2} = \frac{R_s(1+g_m R_D) C_{GD} + R_s C_{GS} + R_D(C_{GD} + C_{DB})}{R_s R_D \times \epsilon}$$

Out of all the above terms, we know R_s, R_D .

Now,

$$g_m = \sqrt{2 \mu_n C_{ox} \left(\frac{W}{L_{eff}} \right) I_D} \rightarrow \omega$$

$$\rightarrow \mu_n C_{ox} = \frac{U_0}{T_{ox}} \times 3.9 \epsilon_0$$

value taken from Level 1 spice model \leftarrow

$$= 350 \times 3.9 \times 8.854 \times 10^{-14} \text{ } 9 \times 10^{-9}$$

$$= 134.225 \mu A/V^2$$

$$\Rightarrow g_m = 6.283 \text{ mA/V}$$

Now, finding other capacitances,

$$C_{GS} = \frac{2}{3} W L C_{ox} + C_{ovs}$$

$$\downarrow$$

$$C_{GS0} \times W,$$

$$\equiv C_{GD0}$$

→ Spice model level 1

$$\begin{aligned} * L_{eff} &= 2 - LD \\ &= 0.5 \mu m - 2(0.08 \times 10^{-6}) \\ &= 0.34 \mu m \end{aligned}$$

(assume $L \rightarrow L_{eff}$ + calculations
 $W \rightarrow W_{eff}$ + calculations
 $(W = W_{eff})$)

Note

All parameters' value is taken from level 1 spice model table.

$$C_{GD} = \frac{2}{3} W L C_{ox} + C_{GDO}$$

\swarrow $C_{GDO} \times W$

$$C_{ox} = \frac{3.9 \times 8.85 \times 10^{-14}}{9 \times 10^{-9}}$$

$$C_{ox} = 0.3835 \times 10^{-6}$$

After calculations, we find \rightarrow Junction sidewall capacitance

$$C_{GS} = C_{GD} = 20 \text{ fF}$$

$$C_{DB} = C_J \times A_D + C_{JSW} \times P_D$$

Area of Drain

$$= W \times L_{eff}$$

Perimeter of Drain

$$= 2 \left[\frac{W + L_{eff}}{2} \right]$$

Junction capacitance

$$C_{DB} = 9.697 \text{ fF}$$

Now, finding poles & zeros


Zero

$$\omega_z = \frac{g_m}{C_{GD}} = \frac{6.283 \times 10^{-3}}{20 \times 10^{-15}} \quad \& \quad f = \frac{\omega}{2\pi} \approx 50 \text{ GHz}$$


Poles

$$\omega_{P_1} \text{ or } f_{P_1} = 453.98 \text{ MHz}$$

$$\omega_{P_2} \text{ or corresponding } f_{P_2} = 66.58 \text{ GHz}$$



Q.51



Given: $\frac{W}{L} = \frac{50}{0.5}$

$\lambda = 0$

$I_{out} = 0.5 \text{ mA}$

$V_{DD} = 3 \text{ V}$

Assume: M1 is in saturation region.

Use Level 1 SPICE model.

(a) find $\frac{R_2}{R_1}$

We know $I_{ds} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \approx 0.5 \text{ mA}$

I_{out} (formula for saturation region)

directly, from Level 1 spice model.

$\frac{W}{L} = \text{from last problem}$

Now

$V_{GS} = \left(\frac{R_2}{R_1 + R_2} \right) V_{DD}$

$V_{GS} = \left(\frac{1}{\frac{R_1}{R_2} + 1} \right) V_{DD}$

(all unknown values of V_{DD} & V_{GS} : by level 1 spice model / what is given)

So, $\frac{R_2}{R_1}$ ✓

chain rule

(b) find sensitivity of I_{out} wrt V_{DD}

Now, $\frac{\partial I_{out}}{\partial V_{DD}} = \left(\frac{1}{2} \mu_n C_{ox} \frac{W}{L} \right) \left[\frac{2}{L} \left(\frac{R_2}{R_1 + R_2} \right) V_{DD} - V_{TH} \right]$

constt

$\times \left(\frac{R_2}{R_1 + R_2} \right)$

Seeing impact of V_{DD}

Seeing impact of V_{TH} (c) Calculate the change in I_{out} for a 50 mV change

Now, value of V_{TH} (from level 1 spice model) = 0.7 V (Normalised)

So, for changing, take $V_{TH1} = 0.7 V \pm 50 \text{ mV}$
 $= 0.75 V, 0.65 V$

(d) let us assume that $\mu_n \propto T^{-3/2}$


$V_{TH} = \text{const}$

T is increased from 300 K (T_1) to 370 K (T_2)

Now, $I_{DS} \propto \mu_n \Rightarrow \frac{I_{out1}}{I_{out2}} = \frac{\mu_{n1}}{\mu_{n2}} = \left(\frac{T_2}{T_1}\right)^{3/2}$

(∞ , from I_{out} formula, rest all is const)

Q. 5.5



(a) Find V_b for $V_x = V_y$

Note, $\frac{W}{L}$ is same \forall FET's

Now, constant $I_{ds} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH})^2$

Given: $\left(\frac{W}{L}\right)_{1-3} = \frac{40}{0.5}$

(assuming saturⁿ, if nothing given)

$I_{REF} = 0.3 \text{ mA}$

from current mirror,

$\lambda = 0$ (no channel length modulⁿ)

$V_{GS1} = V_{GS2}$

$\Rightarrow I_{ds1} = I_{ds2}$

$$V_y = V_b - V_{GS3}$$

Now $V_x = V_y$

$$\Rightarrow V_x = V_b - V_{GS3}$$

$$\Rightarrow V_b = (V_x + V_{GS3})$$

$\rightarrow V_x = V_{GS1}$ (current mirror)

$$\Rightarrow V_b = V_{GS1} + V_{GS3}$$

Now, from I_{DS} eqⁿ, V_{GS} can be found.

$$I_{DS1} = I_{REF} \text{ So, } V_{GS1} \checkmark$$

Now, $V_x = V_y = V_{GS1}$ ($= V_{GS3}$, now)

(So, $I_{DS1} = I_{DS2} = I_{DS3}$ (by the way circuit is connected))
 $= I_{out} = I_{REF}$

$$\text{So, } V_b = V_{GS1} + V_{GS1}$$

$$\Rightarrow V_b = 2V_{GS1} \checkmark$$

(b) If V_b changes by ± 100 mV, how much does I_{REF} & I_{out} differ?

So,

$$V_{b, new} = V_b + 100 \text{ mV}$$

Now,

$$V_{b, new} - V_{GS3} = V_{y, new}$$

So, $V_{y, new} \checkmark$

No,

we are changing V_b , so, $I_{out} = \frac{(W/L)_2}{(W/L)_1} (1 + \lambda V_{DS2}) I_{REF}$


\hookrightarrow use this (\because we changed V_b)

With formula for I_{DS} ($= I_{out}$), we get

$$I_{out, new} = () (V_{GS3, new} - V_{TH})^2$$

Full length cascode current mirror

(c)



If V_p changes by ΔV_p , how much does V_y change?

formula by approximation

$$\Delta V_y \approx \frac{\Delta V_p}{(g_{m3} + g_{mb3}) r_{o3}}$$

Now, $\Delta V_p = 1$

$$g_{mb3} = 2g_{m3}$$

$I_{REF} = 0.3 \text{ mA}$

$$g_{m3} = \text{GAMMA} \times \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D}$$

level 1 spice.

$$r_{o3} = \frac{V_{DS3}}{I_{out}}$$

$$r_{o3} = \frac{V_p - V_y}{I_{out}} \rightarrow ?$$

$$\text{Now, } I_{DS3} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS3})$$

extra term included
 $\because V_p$ was changed


Seeing change in V_y

$$\Delta V_y \approx \frac{\Delta V_p}{g_{m3} r_{o3}} ; \frac{\partial I_{DS3}}{\partial V_{DS3}} = \frac{1}{r_{o3}}$$

Parameter change : Quiz questions

Given $I_{DS} = 100 \mu A$

(a) If W changes by 25%
what happens to I_{DS}



Note:

$$I_{DS} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS})$$


$W \rightarrow 25\%$

$\Rightarrow I_{DS} \rightarrow 25\%$ (same) (Directly proportional)

(b) If $V_{GS} - V_{TH}$ changed from 4.3 to 2.3, how does I_{DS} change?

I_{DS} decreases (directly proportional)

Common Gate Amplifier



Given:

$$R_D = 2 \text{ k}\Omega$$

$$R_S = 1 \text{ k}\Omega$$

$$g_m = 130.95$$

$$g_{mb} = 51.7625$$

$$C_S = C_D = 14.161 \text{ fF}$$

$$A_v = \frac{V_{out}}{V_{in}} = \underbrace{\left[\frac{(g_m + g_{mb}) R_D}{1 + (g_m + g_{mb}) R_S} \right]}_{\text{DC Gain}} \cdot \frac{1}{\left(1 + \frac{C_S}{g_m + g_{mb} + R_S^{-1}} s \right) (1 + R_D C_D)}$$

$$\text{or } \frac{V_{out}}{V_{in}} = (\text{DC gain}) \times (1 + a_1 s) (1 + a_2 s)$$

$$a_1 = \frac{C_s}{g_m + g_{mb} + R_s^{-1}}, \quad a_2 = R_D C_D$$


$$\begin{aligned} \text{Now, } (1 + a_1 s)(1 + a_2 s) &= 1 + a_1 a_2 s^2 + (a_1 + a_2) s \\ &= 1 + a_1 a_2 (j\omega)^2 + (a_1 + a_2) (j\omega) \\ &= (1 - a_1 a_2 \omega^2) + j(a_1 + a_2) \omega \end{aligned}$$

$$\Rightarrow |A_v| = \frac{\text{DC gain}}{\sqrt{(1 - a_1 a_2 \omega^2)^2 + [(a_1 + a_2) \omega]^2}}$$

Q Common Source amplifier: formula & analysis

$$A_v(s) = \frac{g_m + s V_{as}}{R_s \underbrace{(C_{gs} C_L + C_{gs} C_D + C_D C_L)}_{a_1} s^2 + \underbrace{(g_m R_s R_D + C_L C_{gs})}_{a_2} s + g_m}$$


$$|A_v| = \frac{\sqrt{(g_m)^2 + (V_{as} \omega)^2}}{\sqrt{(g_m - \omega^2 a_1)^2 + \omega^2 a_2}}$$



① * $V_{in} = \text{AC}$ on this side, FET is in cut off. To prevent that, add V_{IN} .

no part in -ve region

② * $f \uparrow \Rightarrow R_D \uparrow \Rightarrow \text{Gain} \uparrow$
 But $\Rightarrow \text{Power dissip}^n \uparrow (I_{DQ}^2 R_D)$
 $\Rightarrow V_{O} \downarrow$ (o/p voltage) swing is less



So, as $V_o \downarrow \Rightarrow V_o (= V_{DS} = V_{GS} - V_T) \downarrow$

$\Rightarrow V_{DS} < V_i - V_T$. So, transistor goes in linear region

We cannot reduce R_D too much (\therefore Gain \downarrow)

Now, $V_o = V_{DD} - I_{DS} R_D$

(ii) If: we $\downarrow I_{DS} \Rightarrow V_o$ increases

now, on decreasing I_{DS} , $V_{GS} - V_T \downarrow$

$$\therefore I_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2$$

$V_{GS} = V_i$ So, if $I_{DS} \downarrow$, $V_{GS} = V_i \downarrow$

So, i/p voltage swing \downarrow ($V_i - V_T \downarrow$)

Idea:- If should accept prev. stage & o/p should drive next stage.

(iii) * If we do $V_{GS} - V_T \downarrow$ & $\left(\frac{W}{L}\right) \uparrow$

\Downarrow we can make $I_{DS} = \text{const}$

Assuming no channel length modulⁿ & saturⁿ region

\Rightarrow size of chip increases.

Now,

$$g_m = \mu C_{ox} \frac{W}{L} (V_{GS} - V_T)$$

|| by as I_{DS} , we keep g_m APPROXIMATELY const

$$\left\{ \begin{array}{l} \therefore I_{DS} \text{ has } (V_{GS} - V_T)^2 \propto \left(\frac{W}{L}\right) \\ \& g_m \text{ has } (V_{GS} - V_T) \propto \left(\frac{W}{L}\right) \end{array} \right.$$

Now, After taking opt. values to get "card" $|\omega_{p1}| \leq |\omega_{p2}|$

$$\omega_{p1} =$$

$$R_s (1 + g_m R_D) C_{GD} + R_s C_{GS} + R_D (C_{GD} + C_{DB})$$


$$\omega_{p2} = \frac{R_s (1 + g_m R_D) C_{GD} + R_s C_{GS} + R_D (C_{GD} + C_{DB})}{R_s R_D (C_{GS} C_{GD} + C_{GS} C_{DB} + C_{GD} C_{DB})}$$

$$\omega_z =$$

$$\frac{g_m}{C_{GD}}$$

$$|A_v|$$

↑



→ If $R_s, R_D \uparrow, \Rightarrow \omega_{p1}$ and/or $\omega_{p2} \downarrow,$
 \Rightarrow BW is reducing

We know,

$$DC \text{ gain} = -g_m R_D (A_v(s=0))$$

$$g_m = f(V_{GS} - V_T) \Rightarrow \text{Non linearity}$$

Now,

$$Z_{in} \approx \frac{1}{[C_{GS} + (1 + g_m R_D) C_{GD}]s}$$

→ If $\omega/f \uparrow \Rightarrow Z_{in} \downarrow$

By max power transfer theorem

→ Power transferred from prev stage goes down

$$\& \therefore Z_{out} = \left[Z_x \times \left(\frac{1}{C_{GS} s} \right) \right] \left[Z_x \parallel \frac{1}{s C_{GS}} \right]$$

$$\left[Z_x + \frac{1}{(C_{GS} s)} \right]$$

$$\rightarrow Z_x = 1 + R_D (C_{GD} + C_{DB}) s$$

$$s C_{GD} (1 + g_m R_D + R_D C_{DB} s)$$

① Common gate amplifier

$$DC \text{ gain} = \frac{(g_m + g_{mb}) R_D}{1 + (g_m + g_{mb}) R_S}$$


i/b impedance, $Z_{in} \approx R_D \parallel \frac{1}{sC_D} + \frac{1}{(g_m + g_{mb}) R_D} + \frac{1}{g_m + g_{mb}}$

$\omega \uparrow \Rightarrow Z_{in}$

② Source follower

DC Gain ≈ 1

$\omega_{PI} = \frac{1}{R_S C_{GD} + \frac{C_L + C_{GS}}{g_m}}$




If $R_S = 0 \Rightarrow \omega_{PI} = \frac{g_m}{C_L + C_{GS}}$

$$Z_{in} \approx \frac{1}{sC_{GS}} \left(1 + \frac{g_m}{g_{mb}} \right) + \frac{1}{g_m}$$

for low freq, $g_{mb} \gg |sC_L|$
for high freq, $g_{mb} \ll |sC_L|$

$$Z_{in} \approx \frac{1}{sC_{GS}} + \frac{1}{sC_L} + \frac{g_m}{s^2 C_L C_{GS}}$$

$$Z_{out} = \frac{R_S C_{GS}(s) + 1}{g_m + sC_{GS}}$$




Q. Cascode

$$\omega_{P,A} = \frac{1}{R_s \left[C_{GS1} + \left(\frac{1 + g_{m1}}{g_{m2} + g_{mb2}} \right) C_{GD1} \right]}$$

$$\omega_{P,X} = \frac{g_{m2} + g_{mb2}}{2 C_{GD1} + C_{DB1} + C_{SB2} + C_{GS2}}$$


$$\omega_{P,Y} = \frac{1}{R_D (C_{DB2} + C_L + C_{GD2})}$$

Cascode Amplifier



$$Z_{out} = (1 + g_{m2} r_{o2}) (r_{o1} \parallel \frac{1}{sC_x}) + r_{o2}$$

Q. Differential Amplifier:
 ↳ Differential Pair:
 N: nmos • D: pmos



$$\omega_{p1} \approx \frac{2g_{mp}}{[2k_{on} + k_{op} C_C + k_{op}(1 + 2g_{mp} r_{on}) C_L]}$$

* If $2g_{mp} r_{on} \gg 1$

$$\omega_{p1} \approx \frac{1}{(k_{on} \parallel k_{op}) C_L}$$

(by seeing only RHS of circuit)

$$\omega_{p2} = \frac{g_{mp}}{C_C}$$

Replacing M_3 & M_4 with R_D

$$\Rightarrow A_{v, CM} = \frac{\Delta g_m [R_D \parallel (1/s C_L)]}{(g_{m1} + g_{m2}) [k_{o3} \parallel \frac{1}{s C_p}] + 1}$$

Common mode

Chapter - 7

NOISE

$$P_{av} = \frac{1}{T} \int_{-T/2}^{T/2} \frac{v^2(t)}{R_L} dt$$

↓
 Avg. power (\equiv Avg. heat dissipated in the resistance, R_L)

* $v(t)$ is periodic with period T .

* For a random signal,


$$P_{av} = \lim_{T \rightarrow \infty} \int_{-T/2}^{T/2} \frac{x^2(t)}{R_L} dt \quad \text{Watts.}$$


↳ Generally, R_L term is not taken, so,

$$P_{av} = \lim_{T \rightarrow \infty} \int_{-T/2}^{T/2} x^2(t) dt \quad \text{Volt}^2$$

* RMS voltage for noise = $\sqrt{P_{av}}$

* Noise Spectrum





Now, $S_x(f) = \frac{V}{\sqrt{\text{Hz}}}$
 (PSD)
 (Power Spectral Density)


Q Given: we have


$$\frac{3 \text{ mV}}{\sqrt{\text{Hz}}} \text{ at } 100 \text{ MHz}$$

\hookrightarrow \equiv Avg. power in 1 Hz BW at 100 MHz

So, \swarrow By squaring the term, we power

$$\begin{aligned}
 & \left(\frac{3 \text{ nV}}{\sqrt{\text{Hz}}} \right)^2 \text{ at } 100 \text{ MHz} \\
 & = (3 \times 10^{-9})^2 \frac{\text{V}^2}{\text{Hz}} \text{ at } 100 \text{ MHz}
 \end{aligned}$$







$$H(f) = H(s = 2\pi jf)$$

$S_y(f) = |H(f)|^2 S_x(f)$

→ Relation b/w op & ip spectral density (a theorem).




(ex) Considering a telecom sys:



NOISE

★ Two sided vs One sided spectrum .




Dotted line :
2 sided Spectrum

Power remains same.
(∵ area for -ve or +ve freq. remains same)

$$P = \int_{f_1}^{f_2} 2 S_x(f) df$$

• Folded White Spectrum



$x(t)$: histogram .

no. of occurrences



Amp.

• Correlated / uncorrelated random processes

Consider 2 random signals $x_1(t)$ & $x_2(t)$ (non periodic)

Correlated

$$P_{avg} = P_{avg_1} + P_{avg_2} + \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{T/2} 2x_1(t)x_2(t) dt$$


$x_1 + x_2$

Uncorrelated

$$P_{avg} = P_{avg_1} + P_{avg_2}$$

$\rightarrow = 0$ (if $x_1(t)$ & $x_2(t)$ are uncorrelated)

• Thermal noise



$$S_n(f) = 4(K)TR ; f \geq 0$$

$\frac{V^2}{Hz}$



k_B (Boltzmann Const) = $1.38 \times 10^{-23} J/K$

* If $R = 50 \Omega$
 $T = 300 K$

$$\overline{V_n^2} = 4 \times 1.38 \times 10^{-23} \times 300 \times 50$$

$$= 8.28 \times 10^{-19} V^2/Hz$$

$$\text{So, } \sqrt{\overline{V_n^2}} = 9.1 \text{ nV}/\text{Hz}$$



$$\frac{V_{out}(s)}{\sqrt{V_R^2}} = \frac{1}{RCs + 1}$$

$$S_{out}(f) = S_R(f) |H(f)|^2$$

$$S_{out}(f) = 4KTR \left| \frac{1}{RCs + 1} \right|_{s=2\pi jf}^2$$





$$\Rightarrow S_{out}(f) = 4KTR \left[\frac{1}{4\pi^2 R^2 C^2 f^2 + 1} \right]$$

$$P_{n,out} = \int_0^{\infty} S_{out}(f) df \quad \uparrow S_{out}(f)$$

$$\Rightarrow P_{n,out} = (KT) \rightarrow \text{Temp.}$$

$$\quad \quad \quad (C) \rightarrow \text{Capacitance}$$

power \rightarrow noise \rightarrow o/p \rightarrow Boltzmann's const. $\rightarrow P \propto \frac{1}{C}$




Relⁿ 0

$$\overline{V_n^2} = \overline{I_n^2} \times R^2$$


⇒

$$\overline{I_n^2} = \frac{\overline{V_n^2}}{R} = \frac{4KTR}{R^2} = \frac{4KT}{R}$$



$$\begin{aligned} \overline{I_n^2}_{total} &= \overline{I_{n1}^2} + \overline{I_{n2}^2} \\ &= \frac{4KT}{R_1} + \frac{4KT}{R_2} = \frac{4KT}{(R_1 \parallel R_2)} \end{aligned}$$

$$\begin{aligned} \overline{V_n^2}_{total} &= \overline{I_n^2}_{total} \times (R_1 \parallel R_2)^2 \\ &= 4KT (R_1 \parallel R_2) \end{aligned}$$



$$\overline{V_n^2} = \overline{I_n^2} \times (r_o)^2$$

resistance b/w drain & source


$$= 4KT \cdot 3 g_m r_o^2$$

$$= 2.5$$

when $g_m \downarrow \Rightarrow \overline{V_n^2} \downarrow$

Q

$W \gg L$



Distributed gate resistance

$R_i = \frac{R_{g1}}{3}$

If R_s, R_D can be neglected

Process dependent const

noise voltage source (present with every resistance)

$$\overline{V_{n,out}^2} = 4kT \left(\frac{R_{g1}}{3} \right) (g_{m,ro})^2$$

↳ Max. thermal noise in a transistor.

Flicker noise $\Rightarrow 1/f$ noise

$$\overline{V_{n,1/f}^2} = \frac{K}{C_{ox} W L} \cdot \frac{1}{f}$$

$K \rightarrow 10^{-25} \text{ V}^2 \text{ F (process dependent const)}$

↳ depends on device parameters & freq
↳ not found in resistances

★ NMOS Current Source.

↳ Total noise = Thermal + Flicker
= Thermal + $1/f$


$$\overline{I_{n,total}^2} = \overline{I_{n,Thermal}^2} + \overline{I_{n,1/f}^2}$$

From flicker noise, we know $\overline{I_{n,1/f}^2} = \overline{V_{n,1/f}^2} \times g_m^2$

Thermal noise, $\overline{I_{n,th}^2} = 4KT \left(\frac{2}{3}\right) g_m (f_2 - f_1)$

↳ (taking $f_1 = 1 \text{ kHz}$
 $f_2 = 1 \text{ MHz}$)


$\Rightarrow \int_{f_1}^{f_2} \overline{I_{n,th}^2} df = 6.91 k \frac{g_m^2}{C_{ox} WL}$



$(4KT) \left(\frac{2}{3} g_m\right) = K' \frac{1}{C_{ox} WL f_c} g_m^2$

$\Rightarrow f_c = \frac{K'}{C_{ox} WL} \times \frac{3}{8KT} g_m$

★ CS Config



$\overline{I_{n,RD,thermal}^2} = \frac{4KT}{RD}$


$\overline{I_{n,M,thermal}^2} = 4KT \left(\frac{2}{3}\right) g_m$

$\overline{I_{n,M,1/f}^2} = \frac{k g_m^2}{C_{ox} WL} \times \frac{1}{f}$

Let $(R_o || k_o) = R_{D}$

$\overline{V_{n,out}}$ \rightarrow $\overline{V_{n,in}^2}$
 depends on g_m $\rightarrow \sqrt{\frac{\overline{V_{n,out}^2}}{A_v^2}}$
 If $R_D \ll k_o$,
 $A_v = g_m R_D$

Q




Technique to solve:-

- 1) Exclude $\frac{1}{g}$ noise
- 2) Get op voltage noise
- 3) Obtain a second representⁿ for op voltage noise
- 4) Equate 2 expressions for op voltage noise
- 5) Determine i/p current noise

$$\overline{I_{n,in}^2} = (C_{in} \omega)^2 4kT \left(\frac{2g_m + 1}{3g_m R_D} \right)$$

★ Common Source Configurⁿ

Q *




$$\overline{V_{n,out}^2} = 4kT \left(\frac{2}{3} g_{m1} + \frac{2}{3} g_{m2} \right) (k_{o1} \parallel k_{o2})^2$$

$$\overline{V_{n,out,total}^2} = \frac{2}{3} (g_{m1} - g_{m2}) (k_{o1} \parallel k_{o2}) \frac{kT}{C_L}$$

Signal to noise (SNR) -
ratio


* Common Gate Analysis



Channel length modulⁿ neglected.
 ↳ low i_p impedance \Rightarrow i_p 's referred noise cannot be neglected even at low freq_s.

$$\overline{V_{n,in}^2} = 4kT \left(\frac{2}{3} g_{m1} + \frac{1}{R_D} \right) (g_{m1} + g_{mb})^2$$

★ Source follower




(Source follower circuit including noise)

Q. Given $V_{n,out}^2$ & A_v due to M_2

How do you get $V_{n,in}^2$?

$$V_{n,in}^2 = V_{n1}^2 + \frac{V_{n,out}^2 \text{ due to } M_2}{A_v^2}$$

★ Cascode stage :-




- M_2 with biasing, acts as current source

- Noise currents in R_D & M_2 adds up.

✓ The combined noise current flows through M_2 .

✓ Effectively a common source noise analysis


★ Differential Pair



$$\overline{V_{n,in}^2} = 8kT \left(\frac{2}{3g_m} + \frac{1}{g_m^2 R_D} \right)$$

$$\overline{V_{n,in,total}^2} = 8kT \left(\frac{2}{3g_m} + \frac{1}{g_m^2 R_D} \right) + \frac{2k}{C_{op} \omega L} \left(\frac{1}{F} \right)$$

NOISE BANDWIDTH




↳ If \$A_1 = A_2\$, then,

$$\bullet \text{ So, } BW = V_0^2 \times B_n$$

CMOS INVERTER

* First Order Analysis



M1 = NMOS
 M2 = PMOS

At high i/p ..
 NMOS becomes SC
 PMOS " OC


So, Vout goes to ground
 At low i/p:

NMOS → OC
 PMOS → SC


1 = So, Vout = VDD

→ Inverter

* Transient response




low to high
 i/p o/p





high i/p to low o/p

$t_{PHL} = f(R_{on} \cdot C_L)$
 * $t_{prop}^{High \rightarrow low} = 0.69 R_{on} C_L$




Char for CMOS




*** VTC : Voltage Transfer Characteristics:**

So, basically, for inverters.




* VTC : Voltage Transfer Char.

* Switching Threshold as a function of Transistor Ratio:



* Determining V_{IH} & V_{IL}



Noise Margin (NM)

$$NM_{high} = V_{DD} - V_{IH}$$


$$NM_{low} = V_{IL}$$

* Gain as a fn of V_{DD}

On the graph of V_{out} vs V_{in} , we see that we get ideal VTC (nearly), when V_{in} is low

* Char. in order to get a good device :-

- $t_{ox} \downarrow$
- $L \downarrow$
- $W \uparrow$
- $V_m \downarrow$



* propagation delay :

$$t_{PHL} \approx \frac{C_L}{K_n V_{DD}} \rightarrow \frac{W}{L}$$

capacitance, $C_L \downarrow$ & $V_{DD} \uparrow$

to get lower propagation delay


* Design for Performance:

- Keep capacitances small.
- Increase transistor sizes
- Increase V_{DD} .

* Power dissipation & V_{DD}

Now, it is seen that time delay (t_d) $\propto \frac{1}{V_{DD}}$

So, time delay $\propto \frac{1}{\text{Power dissipation}}$



* NMOS / PMOS ratio

$$\beta = \frac{W_p}{W_n}$$

→ width of pmos
→ width of nmos



Way of designing:

Impact of rise time on prop^g delay.

Equal prop^g delay

Directly prop^{nal}.

① $t_{PHL} = t_{PLH}$

$\hookrightarrow \beta = \frac{\omega_p}{\omega_n} \approx 2.4$

② Unequal

lowest t_p

$\beta = \frac{\omega_p}{\omega_n} \approx 18$

★ Dynamic Power Dissipation :

Energy transⁿ = $C_L + V_{DD}^2$

Power = $\frac{\text{Energy}}{\text{Trans}^n} \times f = C_L \times V_{DD}^2 \times f$

★ Transistor sizing :

See fig from Razavi

★ Minimizing short circuit of power.

★ Static power consumption - - -

★ Principles of power reduction :-

1) Reduce voltage

2) Reduce switching activity



3) Reduce physical capacitance.

GATES



PUN : Pull Up Network \equiv PMOS transistor

PDN : Pull Down Network \equiv NMOS transistor

* NMOS Transistors in



* PMOS transistor in





* % voltage swing \Rightarrow how much % can vary :
from 0 to V_{DD} or less.

* PUN is a DUAL of PDN.

eg #

NAND Gate

A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0



When $A = B = 1$, PDN is high & all op goes to ground. So, op = 0.

When either/both of A or B = 0, PDN doesn't work. Only PUN works, making op = 1.


(when $A = 0, B = 1 \Rightarrow \overline{A} = 1, \overline{B} = 0$. So, op is got as 1)

★ Steps to designing ^{NOR} NAND gate :-

- ↳ vice versa { - If PUN is in series, PDN is in parallel.
- ↳ - If one is NMOS, other will be PMOS.

eg NOR gate

A	B	$A+B$
0	0	1
0	1	0
1	0	0
1	1	0



PUN : series : PMOS


PDN : parallel : NMOS

o/p = 1 when $A = B = 0$. See PUN.

o/p = 0 when anyone of A or B = 1. (o/p goes to ground — see PDN)


eg Consider implementⁿ of function
 $OUT = D + A(B+C)$

From Digital Design:



Total: 8 PMOS, 8 NMOS

Making all NOR gates :-



D	C	B	A	$D + A(B+C)$
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

$o/p = 1$ when $A = 0$
 $o/p = 1$ when $B = C = 0$
 $\&$ $o/p = 0$ when $B = C = 1$
 $B = 0, C = 1$
 $B = 1, C = 0$


$o/p = 0$ when $D = 1$

parallel.

Idea: $o/p = 0$ when $D=1$ (OR) $A(B+C) = 1$

\Downarrow
PDN


\Downarrow
 $A=1$ AND $(B=1, C=0)$
 $(B=0, C=1)$
 $B=C=1$
 \swarrow
series




$D + A(B+C) \rightarrow$ seeing $o/p = 0$
So, we are doing $D + A(B+C)$

New, seeing $o/p = 1 \Rightarrow$ PUN
That is possible when

$D=0$ (AND) $A=0$,
(OR)
 $(B=0 \text{ AND } C=0)$



Combining both PUN & PDN :-




So, we needed
4 PMOS, 4 NMOS

★ Properties of complementary CMOS Gates :-


- High noise margins
 V_{OH} & V_{OL} are at V_{DD} & GND resp.
- No static power consumption
There never exists a direct path b/w V_{DD} & V_{SS} (GND) in steady state mode.
- Comparable rise & fall times.

★ SWITCH DELAY MODEL



✓ Models for
 NAND2, INV, NOR2

(Q) NAND GATE




A	B	\overline{AB}
0	0	1
0	1	1
1	0	1
1	1	0

• Delay dependence on i/p patterns

i/p data pattern	Delay (psec)	
$A=B=0 \rightarrow 1$	67	} NIMOS = $0.5 \mu\text{m} / 0.25 \mu\text{m}$
$A=1, B=0 \rightarrow 1$	64	
$A=0 \rightarrow 1, B=1$	61	
$A=B=1 \rightarrow 0$	45	} PMOS = $0.75 \mu\text{m} / 0.25 \mu\text{m}$
$A=1, B=1 \rightarrow 0$	80	
$A=1 \rightarrow 0, B=1$	81	



$C_L = 100 \text{ fF}$

Making state chart




So, we find a lot of variation in program delay

* Fan-In Considerations :-



Distributed RC model
(Elmore Delay)




$$t_{PHL} = 0.69 R_{eqn} (C_1 + 2C_2 + 3C_3 + 4C_4)$$

Q Why do I use 2 i/p NAND gate over 4 i/p NAND gate?
4 i/p NAND gate has more delay, even though 2 i/p NAND gate has more stages/levels.

* fan in : how many gates can feed in by current gate.
↳ gates with fan-in > 4 should be avoided.

propagⁿ delay




NOR2 has more propagⁿ delay than the rest

eff. fan out

* Fast Complex Gates : Design Techniques.


- ✓ Transistor sizing → used as long as fan out cap. dominates
- ✓ Progressive sizing → reduces delay by 20%
- ✓ Alternative Logic Structures

• Pseudo NMOS VTC




Unusual case.
 $w < L_p$
 Usually, $w > L_p$: always.

eg: Consider following AND gate
(made without using PMOS)



$A = B = 0$, lower part is connected, upper part is OC
→ goes to 0


* Dynamic CMOS Design :-



2 phase operⁿ :-

Precharge ($clk = 0$)

Evaluate ($clk = 1$)



- Properties of Dynamic Gates (self)

Seeing the circuit we find:

- ✓ Only one PMOS transistor. So, no. of PMOS reduced \Rightarrow charging time reduced
- ✓ When $clk_1 = 0$, its active low, so its ON
So, $op = \text{high}$ ($\because clk_2 = \text{OFF}$)
- ✓ When $clk_1 = 1$, its OFF & $clk_2 = \text{ON}$

\rightarrow for $op = \text{low}$:

A AND B is high OR C is high
So, truth table for high op


A	B	C	op
1	1	0	low
1	1	1	\uparrow
0	0	1	\downarrow
0	1	1	\downarrow
1	0	1	low

\rightarrow for $op = \text{high}$:

$A \cdot B + C = \text{low}$. So,


($C = \text{low}$ OR $A \rightarrow \text{low} \wedge B = \text{low}$)
 $A = \text{high} \wedge B = \text{low}$
 $A = \text{low} \wedge B = \text{high}$)

\rightarrow remaining combin^{ns} where $op = \text{low}$.



Sequential Logic

$$= \text{Combinational Logic} + \text{S/B.}$$



★ Latch vs. Register

• Latch :
 Stores data when
 clock is low

• Register :
 Stores data
 when clk is high.

↑ t_{su}
 ↓
 setup time

↑
 rises

★


→ propagⁿ delay

$$T > t_{cq} + t_{logic} + t_{su}$$


$$t_{cd} \text{ register} + t_{cd} \text{ logic} \geq t_{hold}$$

Contamination delay


Latches → +ve latch & -ve latch.



★ Consider 2 cascaded inverters:







If v is at pt. C, sys. is stable. At all other pts, o/p goes to A or B pts.




* MUX Based Latches

Negative Latch
 (transparent when $\text{clk} = 0$)



Positive latch
 (transparent when $\text{clk} = 1$)



MUX :- (using NMOS & PMOS)




Another way of designing: (NMOS only)



may not be generated ideally. So, \exists some delay always.


* Master-Slave (Edge-Triggered) Register



MASTER
(-ve triggered)


SLAVE
(+ve triggered)

Reduced clock load (Master slave Register)



Kind of feedback possible if synchronisation is improper
 "Clock Overlap" Occurs. $clk = \overline{clk} = 1 \text{ or } 0$

Avoiding Clock Overlap




Eg^m:

$A = D$

$B = \overline{A} = \overline{D}$


$X = \overline{B} = D$

$Q = \overline{X} = \overline{D}$ (unchanged)



★ Flip Flops

★ SR Flip Flop




or
 using NOR gates
 using NAND gates

remains in previous state

S	R	Q	\bar{Q}
0	0	Q	\bar{Q}
1	0	1	0
0	1	0	1
1	1	0	0




Cross Coupled NAND



if $R=1$ and $clk=1$
 $M_4 - SC$ & $M_5 - SC$
 $M_1 - OC$ & $M_2 - SC$
 $S=0$ and clk is high
 $S=0$ & $R=1$, we get $Q=0$ & $\bar{Q}=1$


* Storage Mechanisms

Static



Dynamic


(charge-based)



$clk = 0 \rightarrow D$ charges capacitance
 If $D = 1 \rightarrow$ Capacitance charged to high
 (Capacitance previously discharged)
 $\Rightarrow \bar{Q} = 0$

D_{n+1}	D_n
0	0
0	1
1	0
1	1

• Other Latches/Registers : C²MOS :




M_1, M_2 act as inverter. M_5, M_6 act as Inv.
 If $M_3, M_4 \rightarrow SC$ If $M_7, M_8 \rightarrow SC$
 \downarrow \downarrow
 $clk = 0$ $clk = 1$
 \downarrow \downarrow
 $X = \bar{D}$ (capacitor charges) $Q = \bar{X} = \bar{\bar{D}} = D$

X is not transferred to Q .
 Q remains same as before



* Pipelining :
Parallelising

Reference




$f^n(1) \rightarrow (3)$ get executed in every clock pulse

Clk period	$f^n(1)$ $f(x)$	$f^n(2)$ $g(x)$	$f^n(3)$ $h(x)$
1	○	○	○
2	○	$g(f(x))$	○
3	○	○	$h(g(x))$
⋮	⋮	⋮	⋮


Clock pulses wasted
So, pipelining is done

Pipelining






Clk period	$f^n(1)$ $f(x)$	$f^n(2)$ $g(f(x))$	$f^n(3)$ $h(g(f(x)))$	
1	$f(x)$			} Empty clock pulses used.
2	$f(y)$	$g(f(x))$		
3	$f(z)$	$g(f(y))$	$h(g(f(x)))$	
⋮	⋮	⋮	⋮	


* Use of TSPC Latch to make AND.



* Non Bistable Sequential Circuits: Schmitt Trigger



- Schmitt Triggers are used to make FFs & VCO (Voltage Controlled Oscillators)



★ VLSI DESIGN CIRCUITS

Memory Definitions :-

✓ Speed

- Read access : delay b/w read request and data available.
- Write access : delay b/w write request and writing of data into the memory.
- (Read or write) cycle : Min. time req^d b/w successive read or writes.

Memories :

	Speed	Size	Cost
Secondary : external Hard disks	less	(TB) More	less
Main memory : DRAM	↓	↓	↓
Second level cache : SRAM	more	(B) less	More

* Read Write Memories (RWM)	NVRWM	ROM
Random Access	EPROM	Mask. prog. ROM
SRAM (cache, register file)	EEPROM	
DRAM (main memory)	FLASH	Electrically Prog. PROM
CAM		

* SRAM	DRAM
<ul style="list-style-type: none"> • data is stored as long as power is supplied • large cells • fast • differential ops • compatible with CMOS 	<ul style="list-style-type: none"> • periodic refresh req'd (every 1-4 ms) to compensate for charge loss due to leakage. • small cells. • slow • single ended I/O • Not compatible with CMOS.

* 3 diff^t memory architectures: 1D, 2D & 3D.

N words, N select signals

(1D) N words, select signals using decoder.

2D access of data: 2D addressing using Row & Column decoders.

3D addressing:
Row address + Col. address + Block address.

WL : Word line (\equiv i/p)

BL : Bit line (\equiv o/p)

Puffin


Date _____

Page _____


Diagrams: 6 Transistors SRAM storage cell.

★ ROM cells can be made using diodes or transistors.

①



②




DIODE
ROM

MOS
ROM 1

MOS
ROM 2

★ Above is used in MOS ROM cell Arrays.
↳ Implementing OR, NOR, NAND functions

◦ Transient model of 512x512 NOR ROM



Word line
Response time, $t_{\text{word}} = 0.38 (R_{\text{word}} \times C_{\text{word}}) \times M^2$

for one storage cell

for $M \times M$
NOR ROM

9f

Resistance/cell = 17.5Ω

Wire capacitance/cell = 0.049 fF

Gate capacitance/cell = 0.75 fF

then,

$R_{\text{word}} = 17.5 \Omega$, $C_{\text{word}} = 0.049 + 0.75 \text{ fF}$

Bit line

Response time,

$C_{\text{bit}} = (M \times (0.09 \text{ fF} + 0.8 \text{ fF})) = 0.46 \text{ pF}$

512, here.

$t_{\text{HL}} = 0.69 \left(\frac{13 \text{ k}\Omega}{2} \parallel \left(\frac{31 \text{ k}\Omega}{5.25} \right) \right) \times C_{\text{bit}}$

high to low
transⁿ

$\left(\frac{W}{L} \right)_{\text{NMOS}}$

$\left(\frac{W}{L} \right)_{\text{PMOS}}$

$\Rightarrow t_{\text{HL}} = 0.98 \text{ ns}$

$t_{\text{LH}} = 0.69 \left(\frac{31 \text{ k}\Omega}{5.25} \right) \times 0.46 \text{ pF}$

low to high = 1.87 ns
transⁿ

* Static Power Dissipation

→ assuming 50% of o/p_s are low.


assuming standby current = 0.21 mA

& o/p voltage = 15 V.

$$\text{Total static dissipated power} = \frac{512 \times 0.21 \text{ mA} \times 15}{2}$$

$$= 0.14 \text{ W}$$

* Transient model for 512 X 512 MOS NAND ROM:



* SRAM cell analysis

Changing voltage of BL & erasing noise

Charging of capacitor is also shown.

* Multiple Read Write Port Storage Cell

* 3-transistor DRAM cell:

↳ 3 transistors remain. One of them is replaced by capacitor.

* 1-Transistor DRAM cell.


* 2D-4X4 RAM Memory.

* Differential Sense Amplifier.

Details
in
slides
and/or
book



• Sense amplifier :-
Takes signal coming out of decoder

Imp 6-transistor SRAM Storage Cell




I'm seeing the state of my transistor. By changing the value of Q & \bar{Q} as 0 or 1, I see if the transistor is ON or OFF

★ SRAM cell analysis (Read)




part of complete circuit


SRAM Write



When Q becomes from 1 to 0, data is discharged through the capacitor (from BL)
 BL : Data/bit to be written.




Block diagram



* Storing of info takes place in transistors (for SRAM)

* 3-Transistor DRAM cell:

∩ 2 separate Read & Write signals i.e., before we had WL . Now W_{WL} & R_{WL}




* ∩ 2 separate o/p lines for Read & Write (BL_1 & BL_2)

* Storing of info takes place in C_s . (for DRAM)

* Asserting WWL means make WWL = 1

* 1-transistor DRAM cell

(graph in slides/book)



$X_1 = 1$ (Cs fully charged)

WL \rightarrow 1 (Read)


$M_1 \rightarrow$ SC

Cs discharges through CBL

(Requires REFRESH)

X \rightarrow 0

* Sense Amp. Operation




* 2D 4x4 RAM Memory :

* Row Decoders :

Collection of 2^M complex logic gates organised in a regular, dense fashion.

* In memory : read one bit at a time.

★ NAND decoder for 8 bit address bits



★ NOR Decoder


8-bit say

$$WL(0) = \overline{A_7 + A_6 + A_5 + A_4 + A_3 + A_2 + A_1 + A_0}$$

$$WL(255) = \overline{\overline{A_7} + \overline{A_6} + \overline{A_5} + \overline{A_4} + \overline{A_3} + \overline{A_2} + \overline{A_1} + \overline{A_0}}$$

★ 2-input NOR decoder

Precharge device



A_1	A_0	WL_0	WL_1	WL_2	WL_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$WL_0 = \overline{A_1} \overline{A_0} = \overline{A_1 + A_0}$$

$$WL_1 = \overline{A_1} A_0 = \overline{A_1 + \overline{A_0}}$$

$$WL_2 = A_1 \overline{A_0} = \overline{\overline{A_1} + A_0}$$

$$WL_3 = A_1 A_0 = \overline{\overline{A_1} + \overline{A_0}}$$

* Differential Sense Amplifier
(directly applicable to SRAM₂)

Ch: Introduction to Testing

→ deal with probability finding to analyse sales of any good, say.
→ use of Baye's Theorem & others are done

Example: (Showing diff^t probabilities & how they are used)

Assume: PQ: Student is pass quality

FQ: Student is fail quality

P: Student passes test

F: Student fails test

Say, Prob (PQ) = 0.7


Prob (FQ) = 0.3

→ Probability of P st, PQ is given

conditional probability

Prob [P/PQ] = 0.95
Prob [F/PQ] = 0.05
Total = 1

Seeing all possibilities of PQ & FQ



Sum as:
Probability of bits being transmitted.

from fig. $P_r [P] = \left\{ \begin{array}{l} P[P/PQ] \times P[PQ] \\ + \\ P[P/FQ] \times P[FQ] \end{array} \right\} = \left\{ \begin{array}{l} (0.95)(0.7) \\ + \\ (0.05)(0.3) \end{array} \right\}$

$\Rightarrow P_r [P] = 0.68$

& $P_r [F] = 1 - 0.68 = 0.32$

* FMA: Failure mode Analysis

Puffin

Date _____

Page _____

Joint probability:

$$\begin{aligned}
 * P_{jk}[FQ, P] &= P_A[FQ/P] P_k[P] \\
 &= P_k[P/FQ] P_A[FQ]
 \end{aligned}$$

* Bayes Rule/Theorem:

$$P_k[FQ/P] = \frac{P_k[F/FQ] P_r[FQ]}{P_k[P]}$$




Fig: Given: manufacture sth for customer.
 Idea: See how to analyse every stage to prevent failure of any design/IC (i.e. its costly)

* For all the stages shown before, there are engineers at each stage (Field applicⁿ engineers, Testing engineers, Manufacturing engineers, VLSI design engineers, systems engineers, Marketing & sales engineers) which look into every detail to prevent failure.

* Testing in Purchase of product :

* Purchase Price is imp. factor for testing.

$$(ATE) \cdot \text{Purchase Price} = \$1.2 + 1024 \times \$3000$$

no. of pins cost per pin.

$$= \$4.272 \text{ M}$$

• Running cost = Depreciation + Maintenance + Operating cost

(Per year)

2%

£0.085 M

20% of Purchase Price

$$= (0.854 \text{ M})$$

0.5 M

(by historical data)

$$= \$1.439 \text{ M/year}$$

$$\bullet \text{ Testing cost} = \frac{\text{Running cost}}{365 \times 24 \times 3600} = 4.5 \text{ cents/ea.}$$

↳ mostly, working is done in 3 shifts, 8 hours/shift

a way of
designing IC.

Puffin

Date _____
Page _____


eg. ASIC requires 6 sec of testing.
So,

$$\text{Cost} = 4.5 \times 6 = 27 \text{ cents}$$

Suppose that only 65% of the chips made worked.

So, Test complement cost of one chip = $\frac{27}{0.65} = 41.5$ cents.

Now,

Assume a square chip: d 

* No. of transistors that can be placed on chip, $N_t \propto d^2$

* No. of i/o pins that can be placed, $N_p \propto 4d$

$$N_p = k \sqrt{N_t}$$

↳ from historical data

$$* \text{Power Density} = C \times V_{DD}^2 \times f$$

Capacitance

frequency

↳ Self: Read through comm. electric field scaling

MOSFET converts V_G to I_D .

Puffin


Date _____
Page _____

ADVD Revision

Credits: enrad

2nd Order Effects:

- Body Effect / Back gate effect




Blw gate & semiconductor, \neq mirroring.
i.e., as much potential at V_S is applied, so no. of -ve charges are formed.

When $V_G = 0$, $V_B < V_S$,

then V_B (base) will attract +ve charge from substrate so this will disturb mirroring, demanding extra requirement of V_G . So, $\therefore V_{G1} \uparrow$,
So, $V_{G1} \uparrow$ (due to change in bulk voltage) This is called Body effect.

Channel length modulation:

If V_G and V_D have different voltages, then $V_{GS} - V_S$ is different than $V_{GD} - V_D$.



V_{GS} is more, so, channel is more in 1st half than second half ($V_{GD} < V_{GS}$) as shown. So, the change in channel width due to change in V_D is called Channel length modulⁿ.


$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 (1 + \lambda V_{DS})$$

Sub-threshold Conduction:

Sub-threshold is the time when $V_G < V_{th}$. So, although, there shouldn't be any conduction, some current is still there, $I_D = I_0 \exp V_{GS}$

($\gamma n_T \gg 1$ (non ideality factor))


* Resistor \equiv Current source placed in voltage.




$$g_m = \frac{\partial I_D}{\partial V_{GS}}$$

* In channel length modulⁿ, λ changes in current value. So, $\frac{\partial I_D}{\partial V_{GS}}$ is changing, so, we can put a current source (or resistance) in parallel to $g_m V_{GS}$.

* In body effect, λ voltage diff b/w source & bulk. So, λ additional current term in circuit.



$$r_o = \frac{\partial V_{DS}}{\partial I_D} = \frac{1}{\frac{\partial I_D}{\partial V_{DS}}} \rightarrow \text{from eqn.}$$



$$\Rightarrow r_o = \frac{1}{\lambda I_D}$$

Includes both channel length modulⁿ & body effect


* Transconductance (g_m): It is the efficiency of MOSFET, i.e., how much current will I get if I give some value of voltage i.e., $g_m = \frac{\partial I_D}{\partial V_{GS}} \Big|_{V_{DS} = \text{const}}$

→ Analog electronics, so, change (λ)


comes in during $\frac{dI_D}{dV_{GS}}$

Rollin
Date _____
Page _____

form of $g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})$
 $= \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D}$
 $= \frac{2 I_D}{V_{GS} - V_{th}}$



AMPLIFIERS



- Transistor in saturⁿ region : amplifier
 not in saturⁿ region : switch

Voltage gain = $A_v = \frac{\delta V_{out}}{\delta V_{in}}$

For CS Amp, $V_{DS} = V_{DD} - I_D R_D$


$\Rightarrow V_{out} = V_{DD} - \left(\frac{1}{\mu_n C_{ox} \frac{W}{L}} (V_{GS} - V_{th})^2 \right) R_D$

$\Rightarrow \delta V_{out} = - \frac{2}{g_m} \frac{\delta V_{in}}{R_D}$

\Rightarrow So, a CS Amp. circuit amplifies if it has high efficiency (g_m) & drain resistance


*** Diode Connected Transistor**

↳ always in saturation region




Impedance = $\frac{V_{in}}{I_x}$ of network = R_x

So, I can say



$\Rightarrow I_x = \frac{V_x}{r_o} + g_m V_x$

$\Rightarrow R_x = \frac{1}{g_m + 1/r_o} = r_o \parallel 1/g_m$



$A_v = -g_{m1} (r_{o2} \parallel 1/g_{m2})$

$r_{o2} \gg 1/g_{m2}$

(normal diode connected)

$\Rightarrow A_v = -\frac{g_{m1}}{g_{m2}} \equiv -\frac{g_{m1}}{g_{m2} + g_{mb2}}$

Including body effect

$\Rightarrow A_v = -\frac{g_{m1}}{g_{m2} (1 + \frac{g_{mb2}}{g_{m2}})}$

$= -\frac{g_{m1}}{g_{m2} (1 + \eta)}$

$g_m = \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D}$

$I_{D1} = I_{D2}$
(current stays same.)

$\Rightarrow A_v = -\frac{\sqrt{2 \mu_n C_{ox} \frac{W_1}{L_1} I_{D1}}}{\sqrt{2 \mu_n C_{ox} \frac{W_2}{L_2} I_{D2} (1 + \eta)}} = -\frac{(W/L)_1 \times 1}{\sqrt{(W/L)_2 (1 + \eta)}}$

Gain of amplifier is independent of bias currents & voltages

* For circuit to be in saturation

$$V_{DS} \geq V_{GS} - V_{th}$$



or $V_{out} \geq V_{in} - V_{th}$

& $V_{out} = V_{DD} - I_D R_D$


So,

$$V_{in} \uparrow \Rightarrow I_D \uparrow \Rightarrow V_{out} \downarrow$$

So, at some point, sat'ion goes



* Using pmos diode connected transistor:



Ignoring body effect

$$\mu_n = 2/\mu_p$$

$$A_v = -\frac{g_{m1}}{g_{m2}} = -\frac{\sqrt{\mu_n(W/L)_1}}{\sqrt{\mu_p(W/L)_2}}$$

=> for a gain of 100, say, the size



$$(W/L)_1 = 50, \text{ so, } M1 \text{ is } 50$$

$(W/L)_2$ times larger than $M2$

Now $I_{D2} = I_{D1}$

$$\Rightarrow A_v = \frac{V_{GS2} - V_{th2}}{V_{GS1} - V_{th1}}$$

for a gain of 10, $V_{DS2} = 10 V_{DS1}$




Say $V_{DD} = 3V, V_{DS1} = 900mV$

So, $V_{DS2} = 2V$

So, V_{out} has a very low of swing

So, not nicely detectable

Now, changing transistor $\alpha_2 = 0$



$I_1 = I_2$

or $I_1 = 0.25 I_1 + 0.75 I_1$

dividing I_2 into 2 parts

$\Delta I(I_1) + I_2 = I_1$
 $0.25 I_1 + 0.75 I_1 = I_1$

$\Rightarrow I_1 = \frac{I_1}{4} + \frac{3 I_1}{4}$

Now we have

$A_v = - \frac{g_{m1}}{g_{m2}} = - \frac{2 \mu_n \text{ Cox } (W/L)_1 I_{D1}}{2 \mu_p \text{ Cox } (W/L)_2 I_{D2}}$

$\Rightarrow A_v = - 2 \frac{\mu_n (W/L)_1}{\mu_p (W/L)_2} \text{ or } \frac{A_v}{2} = - \frac{\mu_n (W/L)_1}{\mu_p (W/L)_2}$

Now, $I_{D1} = 4 I_{D2}$

$\Rightarrow \frac{1}{2} \mu_n \text{ Cox } \left(\frac{W}{L}\right)_1 (V_{GS1} - V_{th1})^2 = \left(\frac{1}{2} \mu_p \text{ Cox } \left(\frac{W}{L}\right)_2 (V_{GS2} - V_{th2})^2 \right) 4$


$\Rightarrow \frac{\mu_n (W/L)_1}{\mu_p (W/L)_2} = \left(\frac{|V_{GS2} - V_{th2}|}{(V_{GS1} - V_{th1})} \right)^2$

$\Rightarrow \frac{A_v}{4} = \frac{|V_{GS2} - V_{th2}|}{(V_{GS1} - V_{th1})}$ So, $\frac{A_v}{4} = \frac{(OV)_2}{(OV)_1} \text{ or } \frac{V_{DS2}}{V_{DS1}}$

So, Suppose again $V_{DD} = 3V$, $A_v = 10$, $(OV)_1 = 200mV$


$\Rightarrow (OV)_2 = 500mV$. So, $\frac{3V}{0.5V}$

So, o/p voltage is being impaired using current source.




* Note: A MOSFET in triode region behaves as a resistor.
 * from MOSFET's I-V char. saturation region behaves as a resistor in parallel to a current source.

Previously, we made




i.e. we used a diode connected load, which behaved as a resistor, in parallel to current source. But, we want only some replacement of resistor.


So, now, we are trying to make a MOSFET, in triode region




Idea: Include BIAS voltage, V_b instead of making it diode connected load. Now, since its a mosfet & we are changing a voltage in it.



So, when biased, to behave in triode,



So, we have




$$(g_m) = \mu_p C_{ox} \left(\frac{W}{L}\right) (V_{SG1} - |V_{thp}|)$$

for M12 here, $g_m = \frac{1}{R_{ON}}$

Way to remember: In saturⁿ region (conducts) \rightarrow See it as transconductance (g_m)
 In triode region: (doesn't conduct) \rightarrow So, see it as $\frac{1}{R}$ (Resistance)

$$R_{ON2} = \frac{1}{\mu_p C_{ox} \left(\frac{W}{L}\right)_2 (V_{SG1} - |V_{thp1}|)}$$


$$= \frac{1}{\mu_p C_{ox} \left(\frac{W}{L}\right)_2 (V_S - V_G - |V_{thp1}|)}$$



$$\Rightarrow R_{ON2} = \frac{1}{\mu_p C_{ox} \left(\frac{W}{L}\right)_2 (V_{DD} - V_b - |V_{thp1}|)}$$

\rightarrow This resistance will replace my R_D (another way)
 \rightarrow It has many terms that we have to look into, so, we don't use it


Now, seeing comparison b/w 9 of our circuits:



$$V_{out}|_{max} = V_{DD} - V_{thp} \quad V_{out}|_{max} = V_{DD} \quad (\text{when } V_b = 0)$$


So, M_2 as bias voltage has greater headroom than M_2 as bias voltage

possibility of voltage swing at o/p \rightarrow load



* Driving a load \Rightarrow passing current through a resistor connected to load.

* CS Amp. with source degeneration : i.e including R_s



$$A_v = - \left(\frac{g_m}{1 + g_m R_s} \right) R_D$$

\rightarrow here, unlike previous gain = $-g_m R_D$, gain has reduced.



Taking $R_s \gg 1/g_m$, we get

$$A_v = - \frac{R_D}{R_s} \rightarrow \text{linearity (But } \downarrow \text{ gain sacrificed)}$$

$$A_v = - \frac{R_D}{(1/g_m + R_s)} \approx - \frac{\text{Resistance in Drain path}}{\text{Resistance in Source path}}$$

* Common Drain Amplifier

Called Source follower or Voltage Buffer or Buffer Stage.




$$V_{out} = I R_s$$

$$\Rightarrow V_{out} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{th})^2 R_s$$

$$\Rightarrow V_{out} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{out} - V_{th})^2 R_s$$

$$\Rightarrow A_v = \frac{S V_{out}}{S V_{in}} = \frac{g_m R_s}{1 + R_s (g_m + g_{mb})}$$

Small signal model.



$$V_{in} = V_i + V_{out}$$

$$V_{bs} = V_b - V_s$$

$$= 0 - V_{out}$$

$$\Rightarrow V_{bs} = -V_{out}$$

$$g_m V_i + g_{mb} V_{bs} = \frac{V_{out}}{R_s}$$

$$\Rightarrow g_m (V_{in} - V_{out}) + g_{mb} (-V_{out})$$

$$\Rightarrow g_m V_{in} - V_{out} (g_m + g_{mb}) = \frac{V_{out}}{R_s} = \frac{V_{out}}{R_s}$$

Summary - Chapter - 17 (Razavi) CMOS Processing Technology.

In this chapter, we are mainly concerned with designing of a CMOS.

CMOS devices are primarily meant for digital applications, but, with some change in design and fabrication, they can be used in analog applications.

Now, Designing of CMOS: It has mainly three types of devices - Active devices, Passive Devices and Interconnect. The design varies with each of the device.

① Designing of Active Device:

It has 2 parts: Fabrication of transistor and introducing electrical connections in it.

For Fabrication, we need

- ✓ a base, on which transistor will be made
- ✓ a selector, for selecting areas of the base
- ✓ a protector, for protecting the layers created
- ✓ a generator, for making n-type & p-type regions
- ✓ a depositor, for putting/depositing required materials one-by-one.
- ✓ a destroyer, which removes unwanted material/regions during fabrication.

The processes involved in these are:

- ✓ Base : Wafer Processing
- ✓ Selector : Photolithography
- ✓ Protector : Oxidation
- ✓ Generator : Ion Implantation .
- ✓ Depositor : Deposition .
- ✓ Destroyer : Etching

With these processes and tools used appropriately, a transistor is fabricated.

Now, introduction of electrical connections is done.

The idea is to reduce the high resistance of the newly fabricated transistor and then putting Aluminium or copper (thin) layers over it (alongwith protection done side by side). The reduction, (initial step) is done ^{in resistance} ~~is done~~ by 'silicidation'.

Around 5 layers of metals & 10 masks for it are created to finish making the active device .

② Designing of Passive Devices :

This includes designing of Resistors and Capacitors .

Now, while introducing electrical connections, silicide layer was put over the polysilicon to reduce its resistance .

Hence, blocking the silicide layer deposition by using an appropriate mask (via lithography) makes it a Resistor .

Now, for designing a capacitor, idea is to make two conductors and a dielectric between them. So, we take these conductors as ~~as~~ metal and/or polysilicon, and the dielectric as thin oxide layer between them.

Note: We saw that, say, for an NMOS, giving +ve charge to gate induces -ve charge and hence creates an inversion layer ^{on p-substrate} (for making conduction possible); this behaviour is also like a capacitor. So, in CMOS, capacitance is seen even between a polysilicon layer and ~~diffusion~~ n-type or p-type substrate.

③ Designing of Interconnect :

This basically includes how will the metal layers be connected and what will be the layer width.

The ~~is~~ idea is to reduce transmission losses over long distances.

So, for this, the width of the layer is varied depending upon whether the metal layer is in upper level or lower level of transistor.

* Latch-up :

This is a phenomenon seen in CMOS devices when the loop gain is greater than or equal to unity.

In this case, the transistors draw enormous current from V_{DD} . It is a drawback of using CMOS and needs to be monitored by choosing appropriate value of loop gain.