



AKSHANSH CHAUDHARY

Analog and Digital VLSI Design Notes, First Edition

Copyright © 2013 Akshansh

ALL RIGHTS RESERVED.

Presented by: Akshansh Chaudhary

Graduate of BITS Pilani, Dubai Campus

Batch of 2011

Course content by: Prof. Dr. Vijaya Gunturu

Then Faculty, BITS Pilani, Dubai Campus

Layout design by: AC Creations © 2013



The course content was prepared during Fall, 2013.


More content available at: www.Akshansh.weebly.com

DISCLAIMER: While the document has attempted to make the information as accurate as possible, the information on this document is for personal and/or educational use only and is provided in good faith without any express or implied warranty. There is no guarantee given as to the accuracy or currency of any individual items. The document does not accept responsibility for any loss or damage occasioned by use of the information contained and acknowledges credit of author(s) where ever due. While the document makes every effort to ensure the availability and integrity of its resources, it cannot guarantee that these will always be available, and/or free of any defects, including viruses. Users should take this into account when accessing the resources. All access and use is at the risk of the user and owner reserves that right to control or deny access.

Information, notes, models, graph etc. provided about subjects, topics, units, courses and any other similar arrangements for course/paper, are an expression to facilitate ease of learning and dissemination of views/personal understanding and as such they are not to be taken as a firm offer or undertaking. The document reserves the right to discontinue or vary such subjects, topic, units, courses, or arrangements at any time without notice and to impose limitations on accessibility in any course.


* Module = Counters, say Then leaf allo = Flip flops Puffin Pat 12/9/13 INTRODUCTION a represent Y-CHART (RB1, Pg 369-370) Affustrates a design flew for most logic domains (that resemble the letter y) · Behavioral domain · Structural domain · Greenetrical Layout Design. 4 y-chart evolution (TD 3pg>9-14) * See what kind of chip to make Design varies I " 1 Sevelop each block Connect each black * Reduce transmission speed dalays

* Boolean algebra simplifier & then making ckt * Making the chip from Smithy shop. Simplified view of VISI design flow: (T) 199.14) chip has to be added changed with one entra So, both top-down & bottom- up approprihes are regol




Transistor = SWITCH Puffin Date Page VDD Common relations:-6-1 VB6 = 3 V Idea (Behaviour VGS < VT : Cut off region open . Ideally, Jos Ids, mas is Ist O , Vors (Vr Vas ittle reality Satur 3 Satur Tag Vascut off - Vop S out tr Model * PTM: Predictive Technology (# ptm. asu. edu


* Width = W = called as ASPECT RATIO Geometry of transistra hop * Codes used in modelling diff! levels of modela. Codes vary for Standa for Pch (PMOS length with of the of the code statement: Body /Source Grete Drain YV yda VDD = 3V Mathematics involved in MDS theory: · Vgs < Vt > MOSFET in out off region threshold voltage (+ PMOS & NMOS) · Vgs > Vt & Vds < Vgs - Vt Permittenty of oride leytr => I = h Eox W [Vgs-V] Va - Vis · Vgs > Vt & Vds > Vgs - Vt => Mosfet is in saturation region => Ids = \(\frac{\psi \in \text{V}}{\text{Total}} \) \(\left(\frac{\psi \in \text{V}}{2} - \frac{\psi \in \text{V}}{2} \right)





CONSTANT FIELD SCALING If you change one parameter, what change comes in other parameters: · Penning scaling factors Tox, L, w, X; Call linear dimensions (doping some.) Vdd (Supply willage) Delived scaling behaviour of Capcicitance Delived Scaling behaviour of Power-delay product in the Ids formula of satura VGS > VGS (VGS) is done


Fullin











Puffin Pay (d) Reverse short channel effect , Har I would after Reverse short channel effect (e) Drain Indued Barrier Lowering (f) Nauson width effect: (9) Velocity Saturation

(h) Runch Through
When 2 depletion Verlage Them 2 > Vpt)

Funk through (i) Hot carrier reliability.


Typically seem in case of Avalanche breakdown. (j) Grate oxide celability


Index high electric fields electrons turned through Lunneling elections create damage in the side 8 C.MOS Design Parameters Tox, W, L, Xj, VDD, VT Level 1 Model

Shichman and Hodge Model

(Ref: T2: Sec 2.4.4

Sec. 16.3.1) - triode / linear segion * this model does not include sub-threshold conduction or any short channel effects; maintains reasonable I/V accuracy See channel lengths as small as = 4 um. Also





DESIGN RULES Unit dimension: min line width


Lealable design rules: 2 parameter


aleabete demensions (muran rules) (very limited range) Jor decigning eg, for well layers, called as "VIA" Intea layer design rules: Projectional Projectional Winder what wond is & what should be the distance Www 2 same layers. eg: Same retential Different potential 26 9 = 2 2 wells are at >> If 2 wells are at Same retertial, &, the deflerent potential, width is 10 units. distance blu wells then, distance blow 2 Should be 9 anto well is O of 6 units (when width is 10 unts)


* Boucally, design of a transister and other things is seen on the basis of the who Me see bands of diff about consisted together -making a shuduse of beauty to a any device -(view seen is lep view or front view) Sticke diagram:

making a cht. Lt. every connection is of

different colour to demarkate what connection it is -· Sticks diagram: · Packaging requirements: Electrical : Now parastics Mechanical seliable and relate Thermal efficient heat semoval economical cheap Bonding : make a societ design & connect / bond arout to the leave using Tops automated banding Package to board interconnect has mountage -Serfree mount Lockage types: Bare die , DIP, PGA, Smill authine, Qued flat park, PICC, Leadless, carrier each type of packaging has some value of C&L (So, speed slows down, belonging effects can come)







Sig 5.20 & Symmetric consig. Rout = (hor 1/hou)

Av = 9 (hor 1/hou) => 9my (hor 1/hog) CMRR = (1+ 2 qm Res) 9 mg (ho2 11 ho4)

common mede sejection entio $\Delta V_{out} \equiv (g_{m_1} - g_{m_2}) k_{03} - g_{m_2}/g_{mg}$ $\Delta V_{in,cn}$ $1 + (g_{m_1} + g_{m_2}) R_{ss}$ when m = u2 3 assumption, hos>>1 * In seal life, whenever I have vellage source as it THE I source resistance is also there in it . So, in the (WIT denominator), which was Vin 1st order without Rs * Waie parameters whenever anything is designed with terrestors · Power discipation · Input impedance · Delay/Speed · 0/2 impedance · Le gain

Analog Octagon linearity Noise Trade-offs involved Gain Power in Analog- design Voltage Swings Speed (TB: Rozavi) Source Sollower consequer (also called Common drain)

Leving high seen response


Dole = Zero : Broadband Cond. A,(0) = Cgs1


Cgs1 + Csb1 + Cgd2 + Cdb2


* Vout gives high freq char.


Vin * Zout ~ 1 i at lew freg.

2 Rs; at high freg.














* Less = 2-12	Page
	Fit I
$= 0.5 \mu m - 2(0.08 \times 10^{-6})$	744
assume Loss Loss V	
W -> W. Calculations	
(W= Weff)	/ (Note)
4	111
Can = Dilla	Alts -
Cap = 2 WLCoxt Capo	parameters! -
C C C C C C C C C C C C C C C C C C C	Value is
$C_{0X} = 8.9 \times 8.85 \times 10^{-14}$	taken from
9×10-9	lovel 1
Cox = 0.3035 × 10-6	Spice model
	table.
After calculations, ne find Gent	THE
Cos = Cop = 20 f F	on sidewall coprotance
20)	
DD CONTRACTOR	
Area of Drain	Perimeter of Drain
= Wx Left =	2 W+ Legel du -:
Junction copocidance	l land
GB = 9.697 FF	Hans regions
Now Inding poles & zoroes	
Zero) (Pri	2 6
W = 9m = 6:283×10-3 & f= w	=50 GHz
CGD 20 X10-15 2T	
(18/2) 1D. or f = 453.98 MHz	
WPI WO JPI	
Wps or corresponding fp = 66.58 G	He
WB or corresponding for = 66-58 GHz.	











































Puffin X Two eided vs One sided, spectrum L. Non realistic - Realistic (orresponding - ve freg X OTE SIDE 2 soled spectrum Cover semains erme Posts + ve freg. remains same) Folded White Spectrum : histogram. occurences




















o but Source follower arcuit including moise Simen Vm, out & Av How do you get Vingin ? Vngin = V2 07 Vn, out du 6 M2 Cascode stage :-- M2 with beasing, acts as arrent source - Noise currento in RD & M2 adds up. I The combined noise current flows through 112. Effectively a common sure noise analysis











* VTC: Voltage Transfer Char. * Switching Threshold as a function of Transister Ratio: * Determining VIH & VIL Mode Margin (NM) S NM igh VND - VIH A Grain as a for of USD. On the graph of Vout vs Vc, we see that we get Ideal VTC (nearly). when Ve is low. A Char in order to get a good device :-Groad PMOS Bad nones


	Date
	* propago delay:
	tPHL ~ CL ; capacitance, CL & VDD T
_	1 A V D D
	to get loves propago
	delay
*	Design Son Persormance:
	Design for Performance: "Keep capacitances small. "Increase transistor sizes "Increase Vos.
	· Increase transistor since
	* Increase Vas.
}	Power dissipation X VAS
	Now, it is seen that time delay &) X 1
	VPD
	So time delay X 1
- 1/2	Power dissipation
	Ed.
144	2 ns .
	VDD
*	
	R Width of pmos
	Wm. + width of n mos
	VOM. TOTAL OF THE
	The state of the s


	(rep
1	Way of deligning: Impact of rise time on propar delay
-	en proper dela.
3	Equal propage delay Directly prophat.
<u> </u>	A Law - Law
0	Unequal wn 2.4 Lowest tp
8	Onequal Wn
	lowest tp
	lowest tp B = Wp ~ 18 Wn
**	Dynamic Power Desipation 3
	Encegy toans = C2 + VD2
	Encegy toans" = C2 + VD2 Power = Energy xf = C2 x VD2 xf. Trans"
ł	Transitoe uning:
	Transitter sizing: See jig from Razavi
-	
₩ ₩	Minimizing short arcut of pover.
*	Static pover to consumption
\$	Principles of power reduction:
	D'Reduce voltage
	2) Rodine Switching actively.
	Static pover la consumption Pliniques of power reduction: Deduce plage 2) Rodine Switching activity: 3) Lede Revuce physical capacitance.
	. 0
1. C	


. 30	Date Page
8	GATES
	PUN: Pull Up Network = PMOS. thersister PDN: Pull Down Network = NMOS transister
#	NMOS Fransietors in
	Series X I I Y J = X, if A AND B
	Parallel X J X Y A OR B
4	PMOS transcetor in
	Series TT Y Y=X ij A AND B (A+B) A rde Morgans)
	Parallel X B Y Y = X if A OR B = A.B)
*	If yellinge swing = I how much of can vary:
*	PUN & a DUAL of PDN.













Puffin	
Page	

	Page
X	SWITCH DELAY MODEL.
	3 Reg
	A
	A9
	1 Models for
6	NANEZ, INV, NORZ
(3)	NAND GATE
-	VAD ABAB
	RP FRP A-al-Bal 00 1
	A) Bi
>	ROS TCL AND TOL 1 1 0
1	B 6 1 8-1
	Rog Tint
	A
	NAND 2
	WANE 2
	Delay dependence on is patterns
	is close pattern Delay (psec)
	$A = B = 0 \rightarrow 2$
	A=1, B=0-1 64 ; NIMOS =0 5 mm/
	A=0-1, B=1 0.25 m
	A=B=1-0 45 PMOS=0.75 mm/ A=1, B=1-0. 80 0.26m
	A-1-20 D-1
	81 G=100 FF



+ PNOR2 FINV NOR2 has more propaga delay than eff. fan out * Fast Complex Grates: Design Techniques. Progressive sizing - reduces delay by 20% Alternative Logic Structures · Pseudo NIMOS VTC Usually , W > Lp : always.








Soing the circuit me And:
only one PMOR transletor to mo of AMOS
reduced - charging time reduced
Then IR: 0, its active bu, so its ON
lo op = high (00 clks = OFF)
I when clk (=1 its OFF & cll = ON
-> fer 0/p = low:
A AND B is high OR C is high
So, truth table for high of
A B C OB
1 1 0 low
1111
001
01051
1 0 1 low
for sp = high ?
AB+C = low. So,
(C = low OR A - low B-low)
A-high B-low
C = low OR. A - low B-low A - high B-low A - low B - high
remaining combinns where of = low.





Logic equential Combin nal logic + aurent State Newf state × latch vs. Register setup time Rises * cd logic register Contamination delay


















ADDER : 3 Pipelining: Parallelising Reference Register clk Olk period Clock pulses united Register Olk period (y) h (9/2) 3 used






	· Schmitt Triggers are used to make FFs & VCO (Voltage Controlled Oscillators)
	V
(/2)	MCINTOLL OF DAME
7	VESIDESIGN CIRCUITS.
	LOI DE TOTT STROOT ST
	o Manga A Para.
)	o Memory Defin :-
	J 8 l
	Del me i la
	Read axess: delay blu read request and data available. • Write axess: delay blu write request and writing of data into the mimory. • (Read or write) cycle: Min. time reg & blu Successive read or writes.
	dala available.
-	White acess: delay b/w while request and
	writing of data into the mimory
	· (Read or write) yele: Min. time reg & b/w
	Successive read or writes.
	o Memories : Speed Size lost
	Secondary: external Hard disks less (TB) More Less
	Main memory: DRAM.
	Second level cache: SRAM more (8) less More
1	


-	Puffin	1
(Date	,
ı	Page	J


			Page _	
*	Read White Memories	(RWM)	NVRWM	Rom
	Random Access Non-Rando		EPROM	Mask grog.
				Rom
	SRAM (registers) FIFO 9 L	.1FO	FEPROM	
	DRAM (main memory) Shift n	egister	FLASH .	Electrically
	CAM	(Prog. PROM
				1
			1000	
*	SRAM		DRAM	
	· data is stored as long. as power is supplied	· perioclic	sefresh s	reneate for
	as power to supplied	1-4 ms) to comp	reneate for
	1/	charge le	ss & du to	leakage
	· large sello	· small cel		
	· last	· Slow		
	· differential of	· single e	nded op	
	· compatible with cMOS	· Not a	mpatible w	th cmos
/				
X	I difft memory archet	tecluses: 1	D, 20 &	(30)
				7
	Nwords, Nsele	et signals		/
	(D) N'words , select s	ignalo using	/ 2	
	devode	ir.	/ 35 ad	dressing:
			Rewooda	lress + 6l.
	20 access of data ; 21	addressing	address	+ Block
	Ving Rew & Column	decaders.	a	ddress.
				7
			ę s	41


.....


WI : Word line (= i/p) Puffin Deu Pege BL : Bit line (= 0/P) Diagrams 6 teansisters SRAM storage all. ROM Cello can be made using diodee or transistors. WL WL GND. 1000 DIODE MOS ROMI ROM ROM 2 Above is used in MOS ROM cell Arrays. L. Implementing OR, NOR, NAND functions · Transient model of 512×512 NOR ROM oc supply. precharge of metal 1 one Horage WL-WWW














	Page
*	NAND decoder for 8 but inddress leits
	AT AG AG AY AG A A A A A A A A A A A A A A
	A7 A6 A5 A4 A3 A2 A1 A0 + WL(D=1, Rost 20
	(ANA)
	Decoder.
	- ATAGAS AY AZ AJ AD TWELZES = 1 9 Rest-D
A	A6 A5 Ay A3 A2 A1 A0 28 = 256 outputo.
- //	2 - 236 Outpas.
	NOR Decodor.
7	8-bit a cay
	WL (0) = A7 + A6 + A5 + A4 + A3 + A1 + A1 + A0
	<i>y</i>
	WL(255) = A7+A6+A5+A4+A3+A2+A1+A0
<u> </u>	2-input NOR decoder
	Precharge devices
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	W L2 WLo
	WLI = Deader will
	The state of the swing
	A GIND A GIND
	VAD AO AO AI OND I



Ch: Introduction to esting I deale with probability finding to analyse sales of any good say: The of East's Theorem & others are done Example: (theming all trobabilities to how they are used) Assume: No.: Indicates to face quality FO: Indicate factor test F: Indicate factor test F: Indicate factor test Say . Peole (PO) = 0.7 Peole (FO) = 0.3 antitional of Peole [P/PO] = 0.95] Total 1 Probability of Pot FO Probability of		Date 18.12.13 Page
Acute with probability finding to analyse solve of any good say: Acute of Baye's Theorem & others are done. Example: (Chaning diff probabilities to how they are used) Acute of Baye's Above to face quality. FO: Abudent is fail quality. P: Abudent factor fails but Lay. Prob (PD) = 0.7 Probability of Pst. PD Acute of PPD = 0.95 Total to probability of Pst. PD Acute of PPD = 0.05 Probability Prob PPD = 0.05 Probability Prob PPD = 0.05 Probability Prob PPD = 0.05 PROBABILITY Probabilities of PPD PPD Probability of Pst. PD Acute of PPD	Cl	
Acute with probability finding to analyse solve of any good say: Acute of Baye's Theorem & others are done. Example: (Chaning diff probabilities to how they are used) Acute of Baye's Above to face quality. FO: Abudent is fail quality. P: Abudent factor fails but Lay. Prob (PD) = 0.7 Probability of Pst. PD Acute of PPD = 0.95 Total to probability of Pst. PD Acute of PPD = 0.05 Probability Prob PPD = 0.05 Probability Prob PPD = 0.05 Probability Prob PPD = 0.05 PROBABILITY Probabilities of PPD PPD Probability of Pst. PD Acute of PPD	Lh;	introduction to lesting
Leave of Paye's Therem & others are some Example 3 (Cheming Selft probabilities & how they are used) Assume 3 PO 3 Abudant is face quality FO 3 Abudant is fail quality P 3 Abudant faces test F 3 Abudant faces test Lay Robe (PD) = 0.7 Phole (FD) = 0.3 anditional of Phole [P/PO] = 0.95 Ja Total 1 Probability of P st. PO PROBABILITY of PO PROBABI		
Leave of Paye's Therem & others are some Example 3 (Cheming Selft probabilities & how they are used) Assume 3 PO 3 Abudant is face quality FO 3 Abudant is fail quality P 3 Abudant faces test F 3 Abudant faces test Lay Robe (PD) = 0.7 Phole (FD) = 0.3 anditional of Phole [P/PO] = 0.95 Ja Total 1 Probability of P st. PO PROBABILITY of PO PROBABI		- deale with probability finding to analyse solve
Example 3 (Showing diff probabilities in how they are used) Assume: PO: Shudent is fail quality FO: Shudent is fail quality F: Shudent facts test F: Shudent facts test Say . Prob (FO) - 0.3 Conditional S Prob [P/PO] = 0.95] Total 1 Probability Prob [F/PO] - 0.05 Leving all possibilities of PO: F & FO: F PO: Po		of any good, say.
Example 3 (Showing diff probabilities in how they are used) Assume: PO: Shudent is fail quality FO: Shudent is fail quality F: Shudent facts test F: Shudent facts test Say . Prob (FO) - 0.3 Conditional S Prob [P/PO] = 0.95] Total 1 Probability Prob [F/PO] - 0.05 Leving all possibilities of PO: F & FO: F PO: Po		use of Baye's Theorem & others are done.
Accume: Po.: Abudent is fail quality FO.: Abudent is fail quality Fo.: Abudent fails test Lay. Role (PO) = 0.7 Puch (FO) = 0.95 Puch [F/PO] = 0.95 Puch [F/PO] = 0.95 Leving all possibilities of PO; For Form of possibilities of PO; For Form of possibilities of PO; For Form of puch bits burged to provide the possibilities of PO; For Form of puch bits burged to provide the possibilities of PO; For Form of puch bits burged to provide the possibilities of PO; For Form of possibilities of PO; For Form of puch bits burged to provide the possibilities of PO; For Form of possibilities of PO; Form of possibili		Example: (Showing dell' probabilities & how they are used)
P: Student factor text F: Student factor text Lay . Prob (PQ) = 0.7 Prob (FQ) = 0.3 Conditional of Prob [P/PQ] = 0.95 Probability Prob [P/PQ] = 0.05 Leving all possibilities of PQ P L FQ P Leving of Possibilities of PQ P Leving of Possibilities of PQ P Leving of Possibilities of PQ P Leving for the being form for Possibilities of PQ P PPQ PQ (0.95) (0.7) FB O PEFFS OF Leving for the being form for Possibility of PPQ PPQ (0.95) (0.7) FB O PEFFS OF POSS PPQ (0.95) (0.7) Prom for Possibilities of PQ PPQ (0.95) (0.7)		Assume: PO: Student is pase quality
Form Ag. Pro [P] P[P/Pg] x P[Pg] (0.05)(0.3) Probability of Pst. Pg.		FQ : Student is fail quality.
Lay . Probe (PQ) = 0.7 Probe (FQ) - 0.3 Anditional of Probe [P/PQ] = 0.95] Total 1 Probability Probe [P/PQ] = 0.05 Leving all resultative of PQ F & FQ F PQ P PQ PO P Probability of PQ PQ P PQ		P: Etudent facter test
Plob (FB) - 0.3 anditional of Plob [P/PB] = 0.95]* Total 1 Mobility Phob [F/PB] - 0.05 Leving all possibilities of PB F & FB F PB P [P/PB] OP Indicability of possibilities of PB F (0.7) PEFFB] PEFFB (0.3) P[F/FB] P[P/PB] × P[PB] (0.95) (0.7) Prom Ag Pr [P] P[P/PB] × P[PB] (0.95) (0.7) PF [P/FB] × P[FB] (0.05) (0.3) Pr [P] = 0.68		7
anditional of Pholo [P/PQ] = 0.95 7° Total 1. Pholoalistic Pholos [P/PQ] = 0.05 Being all possibilities of PQ F & FQ F PQ Pr[P/PQ] P Mediability of possibility of pos		Thotalulu of 150 Ph
Probability Prof. [F/PQ] = 0.05 Leving all possibilities of PQ $\stackrel{\circ}{F}$ FQ $\stackrel{\circ}{F}$ PQ $\stackrel{\circ}{F}$ P(PPQ) $\stackrel{\circ}{F}$ Policialistic of PQ $\stackrel{\circ}{F}$ Policialistic of PQ $\stackrel{\circ}{F}$ Policialistic of PQ $\stackrel{\circ}{F}$ P(PPQ) P(PQ) (0.3) P[F/FQ] P[P/PQ] \times P[PQ] (0.95) (0.7) From Ag. Pr [P] P[P/PQ] \times P[PQ] (0.05) (0.3) = Pr [P] = 0.68		1/106 (FB) = 0.3
Lewing all possibilities of PR F & FQ F PR P/PQ] PR PR PP P PROBABility of (0.7) 10.05 1		17.
PB Pr[P/PQ] 0.05 (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.7) (0.3) (0.7)	Phonace	1 / DIL L / I
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		Seeing all possibilities of PR F & FR
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Pr[P/Pa] OP Junato
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		The state of the s
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		1 - 0.05 - 0.00
(0.3) $P[F/F&]$ 0.95		- 07
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		NFF/a
$= \begin{cases} + & = \\ + \\ P[P/Fa] \times P[Fa] (0.05)(0.3) \\ =) P_{7}[P] = 0.68 \end{cases}$		
$= \begin{cases} + & = \\ + \\ P[P/Fa] \times P[Fa] (0.05)(0.3) \\ =) P_{7}[P] = 0.68 \end{cases}$		P P TO T (DIP/OD TO PIPOT (DOS)
P[P/Fa] x P[Fa] (0.05)(0.3) =) Pr[P] = 0.68		Yum Ag +
=) Pr [P] = 0.68		
=) Pr [P] = 0.00		
0 ~ == 7		$\frac{1}{2} P_{Y} P_{Y} P_{Y} = 0.00$
& PrLFJ= 1-0'68-00=		& Pr[F]= 1-0.68=0.32

Ass.	4 FMA: Failure mode Aralysis
	Puffin Page Page
	Frist probability:
	* Pr[FQ,P] = Pr[FQ/P] Pr[P] = Pr[P/FQ] Pr[FQ]
	* Bayes Rule / Theorem:
	Pr[FQ/P] = Pr[F/FQ] Pr[FQ] Pr[P]
	lustomer
- *	Determine requirements
4 Note:	Failure made Write Spece
3 Audit	analysis Design & Test Devt.
pt. of	Falirication
manufactu	Ma l truis Touting
phone	taulty chips
	Good Chips to Customer
	Fig : Green : manufacture eth for austamer.
	Jig : Green : manufacture the for austomer. Idea: See: how to analyse every slage to prevent failure of any design/IC (: its codly)

	Date
*	For all the stages shown before, there are
	engineers at each stage (Field applie" engineers.
	Letting engineer, Manufacturing engineer, VLSI
	deuan enginees secteurs enginees. Marketing 1.
	Salle engineer) which look into every detail to
	prevent failure
*	Testing in Purchase of product? ** Purchase Price is int. Jacter for testing.
	* Parchase Place is vmp. Jactor you testing.
	ATE - Purchase Price = \$1.2 + 1024 x \$ 3000
	5 no of pins cost per
	5 4.272 M pm.
	P 1.21211
	· Rumming cost = Dosseciation + Maintenance +
	Running cost = Depreciation + Maintenance + (run years) Qurating cost . 2% 20% S Parl Sin 0.5M
	£0.085M)
	20% of lacenase laine
	= (0.854M) = by "15 HOULE ENGINE")
	= \$1.439 M/year
	V
	· Testing Cost = Running cost = 4.5 ants/sec.
	365 x 24 x 3600
	mostly, working is done in
	3 shift & & house left


Puffin Dau _____ a a way of designing Ic. A SIC) sequires 6 sec of lesting appeal that only 65 % of the chips made worked.

Lo. Test complement cost of one chip = 27 - 41.5

0.65 cents New, ters that can be placed on chip, N. O Capolitance frequency > Self: Read through const. electric field scaling


MOSFET converts Va to Is. Credite: ene radi 2nd Order Effects: Body Effect / Back gate effect Blu gate & seminandutto, 7 mishoring Bill Pt Mt 20 Mt i.e, as much potential Va is applied, so. no of -ve charges are You. If Vo = 0 VB < Vs, formed. then Ve hose will attract the charge from substrate So, this wil distart mirroring, deria ding enter regularement of Von Son of Von Las Vie 1 (due to change in bulk vollage) . This is called Body effect. · Channel lengthe modulation: of 1/2 and I Vo have different voltages, then Vg-Vs is different than Vg-VA V=0V cay V6=0.7V-say Vb=0.5V, say Vas = 0.7 V NOD=02V. half than second Vos is more, so, channel is more in half (Van < Vas) as shown. So, the change in channel modult. Lange in Vs & called Channel length Seeb-threshold Conduction: Sep-tracehold a the time when Vo < Vil do, although, they shouldn't be any conduction, some cussent is still there, I s To exp Vas Vy s>1 (non ideality factor)


* Resistor = Current source placed in voltage. pmas ongth moduli 3 changes En body effect 7 6, 7 additional It is the efficiency of MOSFET m = SIN | (S Vois) Vis = const! Araba electronics, so, change (s)






	Page
X	Diede Connected Transister
	salvanie in entire
-	
	GIN VIN DOWN TO ON 1 IN
	13 Vin Omvin Tro Ova 1 In
	I Impedance -
	Vin= Vx.
	20, 7 caro say
,	Smpedance = In = Vn + gm Vn.
gr.	S R R = 1 = holl /gm
	Junt/ho
1	100 EPN FM
	VID MI
燕	G. 75 (nmol 1 102) /gm
	glode 1 = Av = -9m1 = -9m.
	connected) gmz gmz 49mb2.
	=) Av = gm - Including.
-	gm2 (1+ 9mb2) book effect
	9m2)
	=- 2m
	gra (HM) -> gmb2 IDI=ID2 1
	Comment day and
	gri = 2 function W ID
	= 1 = [NL) = - (WL) × 1
	= Av = - 2 Molon W1 - 51 = - (WL) 1 × (1+7)
1	
1	2 Molor W2 Jos (1+7) Grain of amplifieres
1	Le independent of bias oursents.








*	Note: A MOSFET in
100	allo
	from MOSFET'S saturation ration: behaves as a sacretor in
	from MOSFET'S saturation sogion: lichards at a societar in I-V Char. parallel to a current source
	Previously, we made
	V.
	ice a we used a diode monnected
	load which behaved as a rejuter.
	- Vout in parollel to ninger source.
	Vin Mi JI But we want only some replacement
	of resistor.
_	Los mus we see teying to make
	a MOSFET, in trinde region
	I dea 3 Include BIAS voltage , Vb
	Vp - JI2 instead of making it dide
	to Vout connected load. Now, since its a
	Vino VII mosset & up are changing a voltage
	in it Is V & satur
	Satur" V 1 2 trians
	V≥2 -
	So, when biased to behave in triode; I I'm
	V _B ML = & Rong
	En sup home Van
	= Par (2m) = 4p Grow (V5G - V46pl)
	Vin of horse In = 1
	J. Jor M2 Ron



* Driving a load => palsing current through a resister connected to load. * C.S. Amp. with source degeration : i.e including Rc here; untile previous gain = -9 Taking Ds >> Yam, we get Av = - RD == Resistance in Drain path

Yam + Rs) Resistance in Source path & Common Drain Amplifie Called Source follower or Voltage Buffer or Buffer Stage. - follows of votage Vin =) Vout = JunGos W (Vas-V46)2 Rs =) Vant = 1 fin Go W (Vin-Yout - Vth) Rs =) Av o SVout = gm Rs SVin 1+ Rs(gm+gmb)



Reading Assignment Akshansh Chaudhary 2011 AAPS 300 U Summary - Chapter-17 (Razavi) CMOS Processing Technology. In this chapter, we are mainly concerned with designing of a CMOS. CMOS devices are primarily meant for digital applications, but, with some change in design and fabrication, they can be used in analog applications Now, Designing of CMOS: It has mainly three types of devices - Active devices, Passive Devices and Interconnect The design varies with each of the device. 1 Designing of Active Device: It has 2 parts: Fabrication of transister and introducing electrical connections in it. For Fabrication, we need sa base, on which transistor will be made I a selector, for selecting areas of the base I a protector, for protecting the layers created a generator, for making n-type & p-type regions a depositor, ser jutting/depositing required materials one-by-one. a destroyer, which semones unwanted material regions during fabrication.

The proceed involved in these are:

I Base : Water Processing

V Selector: Photolithography

Pretector: Oxidation

Generater: Jon Implantation

1 Depositor: Deposition

1 Dectroyer: Etching

with these processes and took used appropriately, a transister

is fabricated.

Now, introduction of electrical connections is done. The idea is to reduce the high resistance of the newly fabricated translator and then rutting Aluminium or apper (thin) layers over it (alongwith protection done side by eide). The reduction, (initial step) is done in registance by 'silicidation'.

Around 5 layers of metals & 10 masks for it are created to finish making the active device.

Designing of Passive Devices:

This includes designing of Resisters and Capacitons. Now, while introducing electrical connections, silicide layer Here, blocking the solicide layer deposition by using an spragnate mask (via lithography) makes it a

Now, Ser designing a capacitor, idea is to make two conductors and a dielectric between them. So, we take these conductors as as metal and/or polycilicon, and the dielectric as then oxide layer between them Note: We sow that, say, for an NMOS, giving +ve change to gate induces -ve change and hence creates an inversion layer (see making conduction pressible); this behaviour is also like a capacitor So, in CMOS, capacitance is seen even between a polycilicon layer and diffusion n-type or p-type substrate.

3 Deligning of Interconnect:

This beaucably includes how will the metal layers be connected and what will be the layer width.

The & idea is to reduce transmission losses over long distances.

So, for this, the width of the layer is varied depending upon whether the metal layer is in upper level or lower level of transister.

* Latch-up:

This is a phenomenon seen in CMOS devices when the loop gain is greater than or equal to unity. In this case, the transisters draw enourmous current from VDD. It is a drawback of using CMOS and needs to be monitored by choosing appropriate value of loop gain