

MICROPROCESSOR & INTERFACING NOTES

AKSHANSH CHAUDHARY

Microprocessor and Interfacing Notes, First Edition

Copyright © 2013 Akshansh

ALL RIGHTS RESERVED.

Presented by: Akshansh Chaudhary
Graduate of BITS Pilani, Dubai Campus
Batch of 2011

Course content by: Ms. Susanna S. Henry
Then Faculty, BITS Pilani, Dubai Campus

Layout design by: AC Creations © 2013



The course content was prepared during Spring, 2013.

More content available at: www.Akshansh.weebly.com

DISCLAIMER: While the document has attempted to make the information as accurate as possible, the information on this document is for personal and/or educational use only and is provided in good faith without any express or implied warranty. There is no guarantee given as to the accuracy or currency of any individual items. The document does not accept responsibility for any loss or damage occasioned by use of the information contained and acknowledges credit of author(s) where ever due. While the document makes every effort to ensure the availability and integrity of its resources, it cannot guarantee that these will always be available, and/or free of any defects, including viruses. Users should take this into account when accessing the resources. All access and use is at the risk of the user and owner reserves that right to control or deny access.

Information, notes, models, graph etc. provided about subjects, topics, units, courses and any other similar arrangements for course/paper, are an expression to facilitate ease of learning and dissemination of views/personal understanding and as such they are not to be taken as a firm offer or undertaking. The document reserves the right to discontinue or vary such subjects, topic, units, courses, or arrangements at any time without notice and to impose limitations on accessibility in any course.

Microprocessors & Interfacing

The Intel Microprocessor: Architecture, Programming & Interfacing Pearson Edu
 8th edition, 2009
 - By Barry Brey

T 1	11/3/13	20%
Q 1	25/3/13	5%
T 2	29/4/13	20% (OB)
Compre	4/6/13	40%

open book

Lab: 15%

5%
before
mid sem.

5%
Lab

5%
compre performance
& behaviour

Chapter - 1

Introduction to ~~Up~~ & Computer

1. EMAC ENIAC : Electronic Numerical Integrator And Calculator
2. FORTRAN : FORmula TRANslator
3. ALGOL : ALGOrithmic Language
→ computer
4. COBOL : Common Business Oriented Language
5. RPG : Report Program Generator
6. KIPS : Kilo Instructions Per Second
7. BCD : Binary Coded Decimal
8. K = 1024 : Kilobytes
9. TTL : Transistor Transistor Logic
10. DOS : Disk Operating System
11. MIPS : Millions of Instructions Per Second
12. CISC : Complex Instructions Set Computer

13. RISC : Reduced Instruction Set Computer
14. PC : Personal Computer
15. GUI : Graphical User Interface
16. VGA : Variable Graphics Array
17. CAD : Computer Aided Drafting/Design
18. WYSIWYG : What You See Is What You Get
19. AMD : Advanced Micro Devices
20. AGP : Advanced Graphics Port
21. PCI : Peripheral Component Interconnect
22. ISA : Industry Standard Architecture
23. EISA : Extended Industry Standard Architecture
24. DRAM : Dynamic Random Access Memory
25. SRAM : Static Random Access Memory
26. ROM : Read Only Memory (flash memory)
27. PROM : Programmable Read Only Memory

28. EEPROM : Electrically Erasable Programmable Read Only Memory
29. SDRAM : Synchronous Dynamic Random Access Memory
30. CD : Compact Disk
31. DVD : Digital Versatile Disk
32. USB : Universal Serial Bus
33. TPA : Transient Program Area
34. BIOS : Basic Input Output System
35. CD ROM : Compact Disk Read Only Memory
36. RAM : Random Access Memory (Read/Write) memory
37. EMS : Expanded Memory System
38. CPU : Central Processing Unit
39. I/O : Input / Output
40. MRDC : Memory Read Control
41. MWTC : Memory Write & Control
42. IORC : Input Output Read Control

43. IOWS : Input Output Write Control

44. ASCII : American Standard Code for Information Interchange

45. MMX : MultiMedia E MultiMedia extension

46. XMS : Extended Memory System

47. ADF :


8 Notes

- * Bit : Binary Digit (value 0/1)
- * 8 Bits = 1 Byte
- * 4 Bits = 1 nibble.

8 Data Width

- (i) byte ————— 8 bits
- (ii) word ————— 16 bits
- (iii) double word ————— 32 bits
(4)
- (iv) quad word ————— 64 bits
(8)
- (v) octal word ————— 128 bits.
(16)

* Binary addition: $1+1=10$ carry



Information

Q# 2¹⁰ = 1024

1. KB = Kilo Byte = 2^{10} bytes
2. MB = Mega Byte = 2^{10} KB
3. GB = Giga Byte = 2^{10} MB
4. TB = Tera Byte = 2^{10} GB

Q

Complement (Binary)

1's Complement

2's

(1's complement + 1)

Q) 0101 1010
1's 1010 0101

Q) 0101 1010
1's 1010 0101
+ 1
1010 0110

* Hexadecimal to BCH → Binary Coded Hexadecimal

1) 23 : 0010 0011

2) AD4 : 1010 1101 0100

3) 34.AD : 0011 0100 . 1010 1101

* BCH to Hexadecimal

1) 1100 0010 : C2

2) 1000 1011 1010 : 8BA

* Decimal to Binary

$$\begin{array}{r}
 2 | 107 & (1101011)_2 \\
 2 \quad 53 \quad 1 \\
 2 \quad 26 \quad 1 \\
 2 \quad 13 \quad 0 \\
 2 \quad 6 \quad 1 \\
 2 \quad 3 \quad 0 \uparrow \\
 1 \quad 1 \uparrow
 \end{array}$$

* Decimal to Octal

$$\begin{array}{r}
 2 | 1238 & (1238)_{10} = (2326)_8 \\
 2 \quad 619 \quad 0 \\
 2 \quad 309 \quad 1 & 8 | 1238 \\
 2 \quad 154 \quad 1 & 8 \quad 154 \quad 6 \\
 2 \quad 77 \quad 0 & 8 \quad 19 \quad 2 \\
 2 \quad 38 \quad 1 & 2 \quad 3 \quad] \quad (2326)_8 \\
 2 \quad 19 \quad 0 \\
 2 \quad 9 \quad 1 \\
 2 \quad 4 \quad 1 \\
 2 \quad 2 \quad 0 \\
 1 \quad 0
 \end{array}$$

* Decimal to Hexadecimal

$$\begin{array}{r}
 16 | 75 \\
 92 . \qquad \qquad \qquad 5 \quad 6 \\
 \qquad \qquad \qquad = (5C)_{16}
 \end{array}$$

* Decimal to Binary

$$0.125 \times 2 = 0.250$$

$$0.250 \times 2 = 0.5$$

$$0.5 \times 2 = 1$$

Binary

0

0

1

$$= (0.001)_2$$

* Decimal to Octal

$$0.125 \times 8 = 1 = (0.1)_8$$

* Decimal to Hexa

$$0.046875 \times 16 = 0.75 \quad 0.750000$$

$$0.75 \times 16 = 12.00 \quad C$$

$$0.2 \times 16 = 0 \quad 0$$

$$= (0.0C)_8$$

* Decimal to Binary

$$(7.0625)_{10} = (?)_2$$

$$7 \quad 0.0625 \times 2 = 0.1250$$

$$3 \quad 0.125 \times 2 = 0.250$$

$$1 \quad 0.25 \times 2 = 0.5$$

$$0.5 \times 2 = 1$$

0

0

1

$$= (111.0001)_2$$

* Binary to decimal

$(110.101)_2$

$$= 6 \cdot 110 = 6$$

$$\begin{aligned} \cdot 101 &= 1 \times 2^0 + 0 \times 2^1 + 1 \times 2^2 \\ &= \frac{1}{2} + 0 + \frac{1}{2} \end{aligned}$$

$$= (6.625)_10$$

$$\xrightarrow{\text{Simplification}} 6.625$$

* Octal to decimal

$(125.7)_8$

$$(125)_8 = 5 + 16 + 64 = 85$$

$$0.7 \times 8^{-1} = \frac{7}{8} 0.875$$

$$= (85.875)_{10}$$

* $(25.2)_6$ to decimal

$$(25)_6 = 5 \times 6^0 + 2 \times 6^1 = 5 + 12 = 17$$

$$2 \times 6^{-1} = \frac{1}{3} = 0.33$$

$$= (17.33)_{10}$$

* $(11011.0111)_2$ to decimal

$$(11011)_2 = 27$$

$$.0111 = \frac{1}{4} + \frac{1}{2} + \frac{1}{8} = \frac{7}{16} = 0.4375$$

$$= (27.4375)_{10}$$

* $(6A.C)_{13}$ to decimal

$$(5A)_{13} = A \times 15^0 + 5 \times 15^1 = 96 + 10 = 106$$

$$.C = 12 \times \frac{1}{16} = \frac{3}{4} = 0.75$$

$$= (106.75)_{10}$$

Q

BCD

Packed BCD

stored as 2 digits
per byte

Unpacked BCD

1 digit per byte

2 digits in 5 bytes \rightarrow 2 bits

Decimal
12

Packed

0001 0010

Unpacked

0000 0001

0000 0000

623

0000 0110 0010 0011

0000 0010

0000 0010

0000 0011

910

0000 1001 0001 0000

0000 1001

0000 0001

0000 0000

1 byte for each digit

* -8 in BCD

$-8 = 2^{\text{'s complement of }} + 8$

$+8 = 0000 \ 1000$


1's = 1111 0111

2's = +1


$-8 \rightarrow \underline{1111} \ 1000 \checkmark$

Q Block Diagram of μ p based Comp. Sys.

Buses



Q Memory map of a PC.



Simple arithmetic & logic operations

Operation		
ADD	NOT	→ negate
SUB	NEG	
MUL	Shift	
DIV	Rotate	
AND.		
OR		

Decisions found in 8086 µp.

Decision	
Zero	Parity → odd
Sign	Overflow → even
Carry	

Byte sized Data

- data stored as unsigned integers : 0 to 255
- signed integers : -128 to +127
- -ve no. represented using 2's complement method

* Word sized data

→ Storing 1234 H on memory locⁿ.

Hexadrivm:

3003 H

3002 H

3001 H

3000 H

2FFF H

12 H

34 H

(12) (34)

Another byte
(MSB).

1 byte
(LSB)

MSB: upper locⁿ

(3001 H,
shown)

← High order byte

LSB: lower locⁿ

(3000 H,
shown)

← Low order byte

- 1) data = 1234 H
- 2) address location: 3000 H & 3001 H

- i) word = 16 bits

→ 2 bytes of data (16 bits = 8 + 8 bits)
 = 1 + 1 byte
 = 2 bytes


MSB

LSB

highest

lowest memory locⁿ

- ii) Method of storing no. - little endian format.



MS byte

LS byte

Note: If MSB

lowest memory locⁿ

LSB

highest memory locⁿ


Then, method of storing:

locⁿ.

Big Endian format.

* Double word sized data

1) 32 bits / 4 bytes



e.g: given the data : 12345678 H

32 bit = 4 bits .

Store in memory locⁿ from 00100 H

00103 H

Ans:

12 34 56 78

↓
MSB

↓
LSbyte

00103 H

00102 H

00101 H

00100 H

12 H

34 H

56 H

78 H

High order byte

low order byte

stored in lowest memory locⁿ


* Directives

- 1) DB : Define Byte
- 2) DW : Define Word
- 3) DD : Define Double word
- 4) DQ : Define Quad word

* Microprocessor (μP) :-



- μP is referred to as the CPU.
- 3 main tasks of a μP
 - data transfer b/w
 - μP & memory
 - μP & I/O
 - simple
 - arithmetic operⁿs ADD, SUB, MUL, DIV,
 - logical operⁿs AND, OR, NOT
 - program flow via simple decisions

* Block diag. diagram of a Computer Sys.





Components of a Comp. Sys.



Points

1. 8086 & 8088 address 1 Mega Byte of memory
2. 20 bit address
3. Selects location 00000H - $FFFFF\text{H}$



INTEL FAMILY OF μ p BUS & MEMORY SIZES.

μ p

DBW

Data Bus Width

ABW

Address Bus Width

Memory Size

8086

16

20

1MB

8088

8

20

1MB

Pentium

64

32

4GB

8

PHYSICAL MEMORY SYSTEM



For 16 bit μP :- Make 2 boxes like above.

32	"	4	"
64	"	8	"

* Historical background of μP :-

1. Mechanical age
2. Electrical age
3. μP age
4. Modern μP

* Early 8 bit μP :

Manufacturers	Part No.
Intel	8080
Motorola	MC 6800
Fairchild	F-8
Zilog	Z-8

A) Core (P) version

μP

80186 80188

P1

8086, 8088, ~~8186~~, ~~8188~~

P2

80286

P3

80386

P4

80486

P5

Pentium.

P6

Pentium^(PP), Pentium^(PII), Pentium^(III),
Pentium^(IV), Core - 2


P7

Itanium.

B) Conceptual view :-


or Processor

1. 80486 processor




2. Pentium


2 processors



3. Pentium Pro

2 levels
of caches

Pentium II, III, IV,
Core 2 module



Chapter - 2

THE 8086 & its ARCHITECTURE

Segment Register	Starting Address	Ending Address
a 4 digit no. used to denote that it's hexadecimal	add a 0 in the end	Add FFFF + starting add.
2000 H	20000 H	2FFFF H $(20000 + FFFF)$
4561 H	45610 H $+ FFFF$	5560F H
2001 H	20010 H $+ FFFF$ 3000F	3000F H
2100 H	21000 H $+ FFFF$ 30FFF	30FFF H
A800H	A8000 H $+ FFFF$ BAFFF	BAFFF H
1234H	12340 H $+ FFFF$ 2233F	2233F H
0A28H	0A280 H $+ FFFF$ 1A27F	1A27F H
0A0F0H	0A0F0 H $+ FFFF$ 1AFEF	1AFEF H

R \Rightarrow 64 bit register

E \Rightarrow 32 " "

* PIC : Program Counter Controller

Puffin
Date 12.2.13
Page

Segment Register	Starting Address	Ending Address
090F H	090F0 H <u>FFFF</u>	19FEF H <u>19 FEF</u>
4900 H	49000 H <u>FFFF</u>	58FFF H <u>58FFF H</u>
3400 H	34000 H <u>FFFF</u>	43FFF H <u>43FFF</u>
1000 H.	10000 H <u>FFFF</u>	1FFFFE H <u>1 FFFF</u>

REGISTERS

used for what purpose.

store data of sizes:-
Byte, Word, Double word

It's a
64 bit \leftarrow Multi-purpose
register \rightarrow RAX Accumulator

RBX \rightarrow Base Index

RCX Count

RDX Data

RBP Base Pointer

RDI Destination Index

RSI Source Index

R8-R15

Special purpose
RIP Instruction Pointer
RSP Stack Pointer
RFlags

* Half carry :- eg: Addⁿ of 8 bits, say. If after 4 bits, 3 to carry. So, Auxiliary flag is 1.

Puffin

Date _____
Page _____

* Segment Register (Another type of register apart from these)

1. CS Code: Gives starting address of the section of memory where info. is stored.
2. DS Data: It holds data & the data is accessed by offset address.
3. ES Extra: Used by string instructions to hold destinⁿ data.
4. SS Stack: A part of memory where data is present & is addressed by stack pointer (SP) & Base Pointer (BP).
5. FS + GS: Additional segments & used for internal operⁿ in Windows.

* List of flag bits have value 0/1

- Includes both carry & borrow
- gives info: carry generated/not → becomes 1 when result of any operⁿ (arithmetic) exceeds capacity of machine.
 - 1. C Carry → gives info: m. 9. O Overflow → to select privileges/resources available for ifp of dev.
 - 2. P Parity → gives info. of half carry → gives info. of 1's even → 10 JOP → IP of Privileged Level
 - 3. A Auxiliary Carry → indicates if current task is nested within another task.
 - 4. Z Zero → Result zero: 0 → RF Resume Flag → controls the resumption of execution after next instruction.
 - 5. S Sign → -ve no: 1 → +ve no: 0 → VM Virtual Mode → the selects virtual mode operⁿ when its 1.
 - 6. T Trap → When up. interrupt: 1 → giving info: if a word made operⁿ when its 1, then it's trapping.
 - 7. I Interrupt → disables the communication between PIC & CPU → gives info about virtual mode used in multitasking envt.
 - 8. D Direction → They are incremented/decremented during string instructions (held by DI & SI registers) → gives info about virtual mode used in multitasking envt.
 - 11. NT Nested Task → Task is nested within another task.
 - 12. RF Resume Flag → controls the resumption of execution after next instruction.
 - 13. VM Virtual Mode → the selects virtual mode operⁿ when its 1.
 - 14. AC Alignment Check → gives info: if a word made operⁿ when its 1, then it's trapping.
 - 15. VIF Virtual Interrupt Flag → it's a copy of interrupt flag.
 - 16. R+VIP Virtual Interrupt Pending → gives info about virtual mode used in multitasking envt.
 - 17. ID Identification → to provide information VIP to OS.

* REGISTERS

Registers used by :-

Program Visible

PI (Program Invisible)

1. Used-applicⁿ programming (AP)
 2. Specified by instruments.
- we can make changes in the register
1. Not addressable directly during applicⁿ programming (AP)
 2. Used indirectly during System Programming (SP)
- only sys. can make changes, not us.

* Virtual mode oper :- Using the 1st 1MB of memory for oper. This is the default mode in a CPU.



MODES OF OPERATION

Real mode memory

Also called

DOS memory

exists at loc^{ns}

Address
memory
to cover
1. Mega
Byte.

0000H - FFFFH

first 1 MB of memory

present in all

versions of CPU. any earlier CPU. Only
those from 80286-core 2.

Protected mode memory Flat

Also called

Windows memory

any loc^{ns} in PMS


(Protected)

Memory Sys

not present in

Accumulator

RAX
register



full box → RAX register (64 bit)

divide box into 2 halves → One half called as

EAX register (32 bit)
divide that further into 2 halves One half called
as AX (16 bit).

$$AX = AH + AL \rightarrow \begin{matrix} \text{higher order} \\ \text{lower order} \end{matrix}$$

$$BX = BH + BL$$

$$CX = CH + CL$$

$$DX = DH + DL$$

- Whenever ADD is performed, both registers should be of same size.
- Code \Rightarrow Instructing CPU to access the data.



* A 8 bit registers (list)

✓ AH ✓ CH

✓ AL ✓ CL

✓ BH ✓ DH

✓ BL ✓ DL

ADD $AL + AL$

eg: CODE :- ADD AL, AH

Result

After ADD,
AH remains same
 $(AL + AH)$ gets stored
as result in AL

eq : $AL = 3$ ADD AL, AH
 $AH = 5$ ~~$AL = 3$~~
 $AL = 5$

* 16 Bit registers (list)

✓ AX ✓ IP

✓ BX ✓ FLAGS

✓ CX ✓ CS

✓ DX ✓ DS

✓ SP ✓ ES

✓ BP ✓ SS

✓ SI ✓ FS

✓ DI ✓ GS

eq : ADD BX, CX

→ source

store result

* FLAGS :- (Write before)

C: Carry flag

S: Sign bit

D: Dir flag

A: Auxiliary flag

T: Trap flag

O: Overflow flag

Z: Zero flag

I: Interrupt flag

IOPL: i/o privilege level

NT:

* 32 bit registers (list)

EAX, ESP.

eg: ADD ECX, EBX

EBX

ECX

EDX

EBP

→ extended bit Registers

8* Section 2.2

REAL MODE MEMORY ADDRESSING


Virtual mode :- Several 1 MB sections of memory co-exist

Real mode :- Only 1 MB of memory is used.

* Segments & Offsets

↳ any memory locⁿ is got by adding segment address & offset address
↳ a section of Segment.

eg: Consider a segment of memory



→ Implies basically the range of memory locⁿ

✓ Every one of those memory locⁿ is an offset.

64 KB segment

Way to get memory address :-

Append segment address with a zero & add it to offset address. That gives memory address
(done in the beginning of chapter.)

Default segment & offset registers.

CS : IP

Segment offset

So, memory address can be found as

CS (0) → zero appended

+ IP

Ans.

By other combinⁿs of registers :-

SS : SP or BP

DS : BX, DI, SI

ES : DI

Other combinⁿs of registers

To Be Done in MASSEM

Chapter -3

ADDRESSING MODES

Data Addressing mode Commands :-

- None
- Data is transferred b/w Register & Register
- Register & memory
- Segment & Segment ~~(not possible)~~
- Register
- Immediate
- Direct
- Register Indirect
- Base + Index
- Register Relative
- Base Relative + Index

Program Memory Addressing mode.

- Commands :-
- Jump & call .

- Program Relative
- Direct
- Indirect

Section 3.1

DATA ADDRESSING MODES

• MOV INSTRUCTION

MOV AX, BX

destin' register

source

Note: Nothing happens to data in source register

* No flags are affected by MOV instruction



* 64 bit registers

RAX RBP
RBX RDI #
RCX
RDX

* Note :- The command

MOV C, A%

→ can't segment

(Delete only the codes)

So, we cannot move the content from any register to CS.

Q. Copy contents of CSC b. DS

directly not possible ; both segment registers
So, done in 2 steps.

MOV AX, CS

MOV DS, AX ✓

Q. Copy the contents of BX into CX , no. of bits = 32

mov ECX, EBX

Q. Copy contents of BP into SP.

mov SP, BP

Q. Copy contents of CL to high portion of EB


mov EBH, CL

3 bytes written

Q Copy word portion of R10 into BP (base pointer)
 mov BP, R10W.

Q Copy content of accumulator into code segment
 mov ~~AX~~, AX not valid
 (nothing into CS)

Q CS to DS → not possible in 1 step
 mov AX, CS
 mov DS, AX

 Immediate addressing : data is present directly in the instruction (instead of register)

e.g.: mov BL, 24

* The data can be byte, word & up, double word for 8086 - Pentium

e.g. (2) : mov AX, #3456 H

→ This format is rare,

but possible

* Moving a hexadecimal no. → begin with 0 end with H.

* Moving a character :- e.g.: mov BH, 'A'

Q Copy (100) into AX register.

mov AX, 100 B.

* Program writing in MS MASM MASSEM

- MODEL TINY → Direct assembler to assemble program into single CS.
- CODE
- START UP → Indicates start of CS
→ It'll start with 1st instruction

For DS & CS

- MODEL SMALL
- DATA
- START UP

----- ↪ Start writing Assembly lang. Instructions

- EXIT → exit to DOS
- END ; → end program file
check if seg + be pal or not

* Labels : Symbolic name for memory loc^{ns}.

* OPCODE , OPERANDS.

e.g.: mov BX, CX

* Comment line : (Begin with ;)

e.g.: mov AX, 51 ; comment.

8 * Direct Data Addressing

Direct Addressing

- Transfer b/w memory locn
- To AH, AL, AX or EAX
- Its 3 bytes sized

Displacement addressing

- All instructions left come under this
- 4 bytes

Direct Addressing

e.g. Suppose a memory locⁿ named NUMBER exists.

Then, data can be copied as:-

MOV AL, NUMBER

If we know address of memory locⁿ, then,
the data present in memory locⁿ can be
copied as:-

MOV AL, [1234H]

Q) Move contents of a memory locⁿ of name DATA
to CH.

~~then direct not possible.~~

In displacement addressing

Mov CH, DATA

Mov FS, DATA 6

Register Indirect Addressing

e.g.: mov AX, [BX]

Suppose BX has data 1000 & DS has 100.

So, append 0 to DS & add to BX

BX 1000

DS 100 + 0

(2000)

This is effective address.

Note: Some contents must already have been in the
address [2000] that gets stored in AX.

✓ $MOV AX, \text{NUMBER}$
 ✗ $MOV AX, 123BH$

$$\begin{array}{ccccccccc} & ^{15} & & & & & & & \\ 2 & + & + & + & - & - & 2 & 2^5 & 2^4 \\ \hline & & & & & & 2^3 & 2^2 & 2^1 \\ & & & & & & 2 & 1 & 1 \end{array}$$

- Register indirect addressing doesn't happen b/w memory to memory.

e.g. Some instructions :-

$MOV [BP], DL$ ✓

$MOV [DL], BH$ ✓

$MOV [DI], [BX]$ ✗

* $[DI]$, $[SI]$ or $[BX]$: If they \exists in instruction, then final address is got by appending '0' to DS (Data Segment).

* $[BP]$: If it exists in instruction, then, final address is got by appending '0' to SS (Stack Seg)

* If we don't know the size of the data that is being moved

* Suppose we want to use the only a specific portion of the destinⁿ address (say, 8 bits out of total 64 bits), then we use pointer.

e.g. $MOV byte ptr [DI], 10H$

* Pointers → Byte Ptr
 → Word Ptr
 → Quad ptr.

* ARRAY → Array name → Data word

Syntax **DATAS DW \$0 DUP(?)**

- G2DF
- STARTUP

mov AX, D

mov ES, AX

mov BX, OFFSET DATAS

mov CX, 50

Again :

for
looping

mov AX, ES:[046CH]

mov [BX], AX

INC BX → one increment for count

TNC [BX] → one increment for memory loc.

LOOP AGAIN

- EXIT

END

- BX stores starting address of an array (its starting)
- DI stores locⁿ of every elem. of array. elem.

* BASE + PLUS INDEX addressing
→ uses 1 Base & 1 Index register

eg: mov DX, [BX + DI]

↳ value of DS appended to zero?

Then, BX & DI values added

added together

eg: BX = 1000

DI = 0010

$$DS = 100 + 0 = \underline{1000}$$

contents of
2010 are put
in DX

2010 → effective address

• MODEL SMALL

• DATA

ARRAY DB 16 dup(?)
 DB 29H
 DB 20 dup(?) → This is the value we want to refer to in the array
 → enclosing array

• CODE

• STARTUP

mov BX, OFFSET ARRAY

mov DI, 10H → A loc

mov AL, [BX + DI]

mov DI, 20H

mov [BX + DI], AL

• EXIT

END

Register Relative Addressing

• Contents of base & index are added to get effective address
 OR

• Add contents of displacement address to index or base register.

e.g.: mov AX, [BX + 1000H]

or BASE DISPLACEMENT

mov AX, [DI + 100H]

INDEX DISPLACEMENT

Let DS = 0200 $\xrightarrow{\text{append '0'}}$ 02000

DX = 0100 0100

Disp = 1000H + 1000H

= 3100H → final address

* Base Relative - Plus Index Addressing

↳ Add Base + Index + Disp.

eg: mov AX, [BX + SI + 100H]

Let BX = 0020H

SI = 0010H

DS = 1000H $\xrightarrow{\text{offset}}$ 10000H

+ 100H (disp)

= 10130H

Note :- 10130 H will have 8 bit data & AX
is 16 Bit. So, value of 10130 & 10131
get stored in AX

* Scaled Index Addressing

eg: mov EAX, [EDI + 2 * ECX]

↳ X scaling factor with index register or
base register.

* RIP addressing

↳ only used by processors manufactured
by Intel.

Q Program Memory Addressing Modes

↳ used in JMP & CALL instruction

Direct

Relative

Indirect

* Direct program memory addressing

↳ similar to 'Goto' stmt. in C lang

JMP (Jump) Instruction

Short Jump
(1 Byte)

Near Jump
(2 Bytes)

Far Jump
(Anywhere in memory)

- eg : JMP [10000 H]
- Consists of CS (instead of DS)

$$\text{CS} \xrightarrow{\text{append}} \text{CS} \times 10^3 + \underline{\text{IP}}$$

first address \rightarrow That is calculated & program jumps to that loc'

* Section - 3.2

PROGRAM MEMORY ADDRESSING MODES

Instructions

* Relative Program Memory Addressing

Instructions are relative to IP (Instruction pointer)

eg : JMP [2] \Rightarrow 2 bytes

\Rightarrow IP moves by 2 bytes

\Rightarrow jump to the next instruction (after 2 bytes)

eg : 1378:1000 EB

1378:1001 mov BX,02

JMP[2]

1378:1002

1378:1003

1378:1004

\rightarrow jumps to this

* Indirect Program Memory Addressing

↳ it uses ^{any register} → Direct & displacement also

eg: JMP AX jumps to locⁿ address by register AX



Section - 3.3

Stack Memory Addressing Modes

- portion of memory that holds data temporarily.
- It's LIFO (last in 1st out) memory
- It has 2 instructions : PUSH & POP
- Registers used : Stack pointer & Stack segment

eg: PUSH BX ^{→ Copies}

^{→ Pushes} contents of BX into stack (address)

Stack segment ^{append 0}

SS X 10,

+ Stack pointer (SP)
effective address

eg: POP CX

↳ data is removed from stack & placed into CX

(Address of stack found in the same way as alone)

eg: POP F

↳ data removed & placed in flag register

eg: POP FD (data is word)

↳ same operⁿ as in POP F.

But, data is double word

Ch 3 Problems

Q Suppose, $DS = 0200H$, $BX = 0300H$ & $DI = 400H$
 find memory address accessed by each of the
 following instruction:-

- (a) $\text{mov AL}, [1234H]$
- (b) $\text{mov EAX}, [BX]$
- (c) $\text{mov [DI]}, AL$

(a) $[1234H]$

$$DS = 0200H \xrightarrow{\text{append}} 02000H$$

$$+ 1234H$$

memory add $\leftarrow \underline{\underline{3234H}}$

Direct Addressing

Ans

(b) Register indirect addressing :-

$BX = 0300H$

$$DS = 0200H \xrightarrow{\text{append}} 02000H$$

+ 0300H

memory addres $\rightarrow [2300H]$ Ans

(c) Register Indirect addressing

$$DI + (DS \times 10) = 0400H + 02000H$$

memory add. = $\boxed{2400H}$

contents of AL are put into this loc.

Q.

Diff. b/w

mov BX, DATA & mov BX, OFFSET DATAIt has some
dataBX will hold data in
the memory DATA

It has array

BX will hold #
address of
the 1st element of array

Q.

Suppose DS = 1300H, SS = 1400H, BP = 1500H, SI = 0100H

Determine address for following instruction:

- ① mov EAX, [BP + 200H]
- ② mov AL, [BP + SI - 200H]
- ③ mov AL, [SI - 0100H]

① Register Relative Add.

Consider contents of SS when BP is given. In other cases, use DS.

$$\begin{array}{rcl}
 \textcircled{SS} \times 100 & = & 14000 \text{ H} \\
 + \quad \text{BP} & & 1500 \text{ H} \\
 + \quad 200\text{H} & & + 200 \text{ H} \\
 & & \underline{15700 \text{ H}}
 \end{array}$$

Ans

② Base Relative Plus Index.

BP given, so, use SS instead of DS

$$\begin{array}{rcl}
 \text{SS} \times 10 & = & 14000 \text{ H} \\
 + \quad \text{SI} & & 0100 \text{ H} \\
 + \quad \text{BP} & & + 1500 \text{ H} \\
 + \quad \text{Displ.} & & 15600 \text{ H} \\
 \text{Ans} & & -0200 \text{ H} \rightarrow \text{Displ.} \\
 & & \underline{15400 \text{ H}}
 \end{array}$$

③ Register Rotation

$$\begin{array}{rcl} DS \times 10 & = & 13000 \text{ H} \\ + SI & & 0100 \text{ H} \\ + \text{Displacement} & & \underline{13100 \text{ H}} \\ \text{Ans} & - 10100 \text{ H} & \rightarrow \text{Displacement} \\ & \rightarrow \underline{13000 \text{ H}} & \end{array}$$

Chapter - 4

~~DATA MOVEMENT INSTRUCTIONS~~

Section 4.1 : Machine language

- microprocessor understands only 0/1
- length of instruction: 1 - 13 bytes
- 8086 : operates on 16 bits
- After 3rd version of 8086 till pentium 4 : operates on ~~at~~ 32 bits

• 16 Bit Instruction Mode

Op code	Mode Register	Displacement	for Immediate data
Occupies 1 - 2 bytes	0-1 bytes	0-1 bytes	0-2 bytes

• 32 bit Instruction mode

Address Size	Register Size			Scaled Index		
Occupies 0-1 bytes	0-1 bytes			0-1 bytes		

extra contents as compared to 16 bit mode.

Q: Considering a 16 bit instruction

~~mov AX, BX~~ → 16 bit registers
for 32 bit register -

Address size 67

Register size 66 ~~mov AX, BX~~

→ 16 bit registers

written if instruction is 16 bit (address/register) &
made of operⁿ is 32 bit.

Q: ~~mov FAX, EBX~~

→ 68, 67 won't come, as its a
32 bit instruction

OP code: gives info. of operⁿ.

Considering 1 byte of info.



op code

tells about data
dirⁿ of flow of data W = D : Byte
W = 1 : Word/Double w
when D = 1 : Dirⁿ of flow
of data from memory to register
D = 0 : Vice versa

✓ 2 bytes \Rightarrow 16 bits

exten 8



Info of info of info n^o



(comes before)

of operⁿ register memory/register

* MOD

- MOD for 16 bit instruction mode

MOD

00

f^n

no displacement

01

8 bits "

10

Array # 16 bits "

11

R/M is a register
Register \rightarrow memory

- MOD for 32 bit instruction mode

MOD

00

f^n

no displacement

01

8 bits "

10

Array # 32 bit "

11

R/M is a register

eg : mov AL, [DI] : no displacement

$$\Rightarrow \text{MOD} = 00$$

mov AL, [DI + 2] : displacement = 2

MOD = 01 (can be represented using 8 bits)

mov AL, [DI + 1000 H]

$$\text{MOD} = 10$$

$$\text{displ.} = \underline{\underline{1000\ H}}$$


0001 0000 0000 0000

16 bits represent


* REG & R/M when MOD = 11

Code	W=0	W=1	W=1
Byte	Word	Double word	
000	AL	AX	EAX
001	CL	CX	ECX
010	DL	DX	EDX
011	BL	BX	EBX
100	AH	SP	ESP
101	CH	BP	EBP
110	DH	SI	FSI
111	BH	DI	EDI

e.g.: when mode = 11 & code = 100, for 1 byte of data \rightarrow AH.



e.g.: 8BEC H So, its a 16 bit instruction, not 32 bit



Instruction: mov BP, SP.


* Note :- 100010 : It's the code for MOV instruction

Puffin

Date 6/3/13
Page


→ 32 bit

eg : 66 8BE8 H



Instrn : mov EBP, FAX

→ 32 bit
eg : 66 89CA



mov EDX, ECX

* R/M memory addressing

- * 16 BIT R/M → use this table only when $MOD \neq 11$.

R/M code

(otherwise, if $MOD = 11$, only see Register table)

000

[BX+SI]

001

[BX+DI]

010

[BP+SI]

011

[BP+DI]

100

[SI]

101

[DI]


110

[BP]


111

[BX]


eg:- op code = 8815



eg : 8A5501




eg : 8A750010 H



$\Rightarrow \text{mov } [DI + 1000], DH$

write higher part first


Then, lower part



* Special addressing mode

- instructions which have displacement
- MOD = 00 } always
- R/M = 110 } always

eg: mov [1000H], DL



* 32 bit Addressing mode (Selected by R/M)

R/M code

function

000

DS:[EAX]

001

[ECX]

010

[EDX]

011

[EBX]

100

- uses scaled index type

101

SS:[EBP]

110

[ESI]

111

[EDI]

* SS multiply


00 = X₁

01 = X₂

10 = X₄

11 = X₈

* Scaled Index Byte



denote index register \Rightarrow 32 bit

Puffin

Date _____

Page _____

eg : ~~66~~ 9B048B H

~~0110 0111 0110~~ 0110 1000 1011 0000 0100 1000 1011
no need mov MOD EAX R/M SS Index Base
": they denote dirⁿ double
that its 32 bit mem to word
instruction regⁿ

mov EAX, [EBX + ECX]

D11 : Base

001 : Index reg

$\therefore SS = 01 \text{ So, } \times 4$


* An Immediate Instruction

eg : mov WORD PTR [BX+1000H], 1234H

110001 1110 000111 00000000 00010000
op-code for Dir^r word MOD Reg R/M low High
MOV immediate (always) given word always 10 (always kept Disp.
(above) above) 10 000 for immediate)

.... 00110100 00010010
low data high data

* Segment MOV instruction



* Note: change here comes in choosing Reg.
 We have to select it from :-

Code	Segment Reg
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS
110	X
111	X

* MOV CS, R/M
 or ~~MOV~~
 POP CS } Instructions not allowed.

Regarding choice of R/M: choose it from table when MOD = 11.

6

SECTION 4.2PUSH / POP

→ related to pushing & popping data from stack
 → Stack behave as LIFO (Last In First Out)

★ PUSH / POP

- F → Register : contents from 64 bit register pushed to stack/popped from stack.
- O → Memory : contents of memory locⁿ pushed/popped
- R → Immediate : Immediate data → Pushed on stack → POP NOT POSSIBLE
- M → Segment : contents of segment register: pushed/popped
In ES: POP not possible
- S → Flag : Push & pop possible from stack
- All registers : Both push & pop both work w/ registers.

★ PUSH

Transfer of 2 bytes of data (for 8086)
 " 2-4 " (80386-P4)

- copies data to stack
- source of data → 16 bit
- 32 bit

★ PUSHA :

Copies contents of all registers onto stack
 (except segment registers).

Copying order :- AX, CX, DX, BX, SP, BP
 SI & DI.

★ PUSHF :

Copies contents of flag register onto stack.

★ PUSHAD:

Copies contents of 32 bit registers (80386-P4)

for 2

* Basically, MSB moves to locⁿ, pointed by (SP - 1)

LSB moves to stack, pointed by (SP - 2)

So, for 2 bytes of data, SP is decremented by 2.
Hence, for 4 bytes of data, SP is decremented by 4.

- when data is present in register.

e.g. for instruction : PUSH EAX.

say, Data : 6A B3.

$$SP = 0800.$$

$$SS = 0300,$$

∴, $[SS \times 10] + SP \rightarrow$ gives locⁿ of stack

$$\text{So, new, } 03800 - 1 = 37FF : \text{loc}^n \text{ of AH} \\ (\text{i.e. } 6A).$$

$$03800 - 2 = 37FE : \text{loc}^n \text{ of AL} \\ (\text{i.e. } B3)$$

for immediate data :- PUSH : 16 bits
 PUSH(D) : 32 bits data
 → double.

when range of value :

00 - FF

Opcode :

6A H

0100 - FFFF

68 H

e.g. for immediate data → 8

Range → 2 bytes (00 - FF)

∴, opcode = 6A

hence, we get 6A 08

e.g. PUSH 1000H

H's of 4 bytes

opcode 68 0010 H

→ write L first, then H.

e.g. PUSH 'R'

ASCII value of R gets pushed.

* Note: POP CS not possible
→ default code of memory cannot be changed.

Puffin
Date 19.3.13
Page

* POP

→ Data popped out from stack & put into register, memory, segment, flag.

* POPF : Removes data from stack & puts in flag.

(Double)

* POPFD : 32 bit data removed from stack & put into flag.

(all)

* POPA : Data removed from stack & moved to registers :-

Order: DI, SI, BP, SP, BX, DX, CX, AX

e.g.: POP BX → 2 bytes

Last 2n, first out of stack → That value (2 bytes)

1st byte goes to BL & 2nd byte goes to BH.

→ (The locⁿ of that value is given by SP)

e.g.: SP = 0000H, SS = 1000H. So, locⁿ = (SS × 10) + SP

So, value stored in locⁿ 10000 goes to BL.

& that stored in locⁿ 10001 goes to BH.

→ Pointed by SP.

* POPAD : 32 bit data removed from stack & moved to all registers
→ order as in POPA.

* Format for Stack Initializ. in MASM

* {
 STACK-SEG
 (MI)
 STACK-SEG

SEGMENT STACK

DW (00H) DUP(?)

ENDS

, size of
stack

* Note :- If stack is not initialized & PUSH/POP instruction is used, a default stack, called as PSP (Program Stack Prefix) will be used, which has 128 bytes of memory. → no error in execution

Puffin
Date _____
Page _____

M2.

{ .MODEL SMALL

:STACK 100H

→ Stack Initialization

* Note :- We know

Memory address = $(SS \times 10) + SP$
or, actual add.

So, ifly, given memory locⁿ, say, 10000,
 $SS = 1000$
 $SP = 0000$

* Section 4.3

↳ LOAD EFFECTIVE ADDRESS (LEA)

* ∃ 2 types of instructions

LEA

✓ registers have offset address

LDS, LES

✓ registers have offset address, but, LDS, LES

Data Segment

Extra segment

also have segment address.

eg : LEA AX, NUMB

AX is loaded with offset address of NUMB

Ily. LEA SI, LIST

* A memory has diff segments \rightarrow CS, SS, DS.
 The address b/w any segment is called offset address.

Q) LEA BX, [DI] : address of DI goes to BX
 mov BX, [DI] : contents of address of DI \rightarrow BX

Q) LEA BX, LIST \equiv mov BX, offset LIST

* LEA used for copying address to register.
 (although slower than mov instruction)

\rightarrow LEA BX, NUMB \equiv mov BX, offset NUMB

\rightarrow LEA BX, [DI] \rightarrow ~~mov BX, offset [DI]~~

\rightarrow not possible.

Q) Instruction: SI, [BX + DI].

BX = 1000H \rightarrow address

DI = 2000H

What is there in SI?

$$SI = BX + DI = 3000H$$

Suppose: BX = 1000

DI = FFFF

SI = OFOO

} such an addition,
 called as

MODULO-64K SUM

Q) WAP to exchange contents of BX & CX

\exists 2 memory loc^{ns} DATA1 & DATA2.

Contents of SI \rightarrow BX, DI \rightarrow CX

Given: load SI with address of DATA1

Given: load DI with address of DATA2

eg. 4.3

- CODE
- STARTUP.



LEA SI, DATA 1

LEA DI, DATA 2.

mov BX, [SI].

mov CX, [DI].

mov AX, BX

mov BX, CX

mov CX, AX

- EXIT

END.

See ALITER also
for textbook

* For * LDS, LES, LFS, LGS, LSS : MOD=11 is not used.

Solu : Ex-4.4 from textbook

Section - 4.4

STRING DATA TRANSFERS

String Instructions :-

LODS

STOS

MOVS

INS

OUTS

String Instructions

While dealing with flags, D, DI, SI : reqd.
→ D : Dirⁿ flag

: only for string instruction .

: D = 0 : auto increment

D = 1 : auto decrement .

* Further Instructions : STD : Set dirⁿ flag ($D=1$)
 CLD : Clear dirⁿ flag ($D=0$)

* In String Data Transfer.

When data is

Contents of SI / DI
incremented / decremented

1 B
Word
Double

by 1
by 2
by 4.

* DI : access ES

* SI : access DS .

8 *

LOADS:

loads AL, AX or EAX with data stored in DS .

→ If $D=0$: SI increments .

$D=1$: SI decrements .

eg: , if data is 1 B , $D=0 \rightarrow SI \rightarrow SI+1$

→ LODSB : AL selected .

→ LODSW : AX selected .

→ LODSD : EAX selected .

→ LODSQ : RAX selected .

Section - ~~5~~ 4.4 (Continued.)

8 STOS (opposite fn is that of LODS)

→ It will store the contents of AL, AX or EAX at extra segment.

→ Extra segment is always addressed by DI
→ Data segment is always addressed by SI

i.e. ES: [DI]

Store String

→ STOS B → Byte DS: [SI].

→ STOS W → word ES: [DI] = AL

→ STOS LIST → DS: [SI] = AX

repeat If LIST is a byte

instruction REP STOS B

* **MOVS**: Transfer is b/w data segment & extra segment.

* B/w segment register & Memory to memory

DS: [SI]

ES: [SI]

→ MOVS B ES: [DI] = DS: [SI]

→ MOVS W

→ MOVS D → Double word

→ MOVS Byte 1, Byte 2 .

11 by,

8

INS

- Data is transferred from I/O device to ES: [DI].
- DX: always holds the address of I/O device.

opposite of INS

8

OUTS

- Data from memory (DS) is put into I/O device.
- Instructions: - OUTSB [DX] = DS: [SI], OUTSW, OUTSDATA7

addressed by SI

→ INSB

→ INSW

→ INS LIST

ES: [DI] = [DX]

"



Miscellaneous data transfer Instructions:

- ✓ XCHG → Exchange contents b/w Registers & Memory loc
- ✓ IN & OUT
- ✓ MOVSX & MOVZX → Zero extension
- ✓ BSWAP → sign extension
- ✓ CMOV → Byte swap

eg
Instructions

XCHG AL, CL

XCHG CX, BP

XCHG AL, DATA2

✓ IN & OUT

→ Similar to INS & OUTS.

→ In them, data is stored. Here, nothing like that

IN

Fixed Port Addressing

Variable port Addressing

Port no. 8

Sample instructions: - IN AL, P8

IN AX, P8

OUT P8, AL

OUT P8, AX

★ example 4.12 : Disp.

✓ MOVsx & MOVzx

eg: MOVsx CX, BL .

Suppose $BL = 10001111$

$BL \rightarrow 8 \text{ bits}, CX = 16 \text{ bits}$

So, what goes to CX?

Extend BL by adding 8 more bits.

Where, the value of the 8 bits depends on
value of MSB of BL

i.e., if $BL = 100011$ extension 11111111 1100011
 01100011 00000000 01100011

* MOVzx : In zero extension, the extended bits are
'0' always.

✓ BSWAP

For 32 bits of data \Rightarrow 4 bytes of data

So, swapping done as :-

1st byte swapped with 4th byte.
 2nd byte " " " 3rd byte

eg: BSWAP EAX

If $EAX = 00\ 11\ 22\ 33 + 1$ (initially)

After instruction :-

$EAX = 33\ 22\ 11\ 00\ H$

→ condinal

✓ CMOV

depends on the initial/previous cond^n

Instructions:- $\text{CMOV B} \rightarrow$ Below zero value.

$\text{CMOV AE} \rightarrow$ Above & equal to zero value

$\text{CMOV Z} \rightarrow$ Zero value

* μP handles \approx 32,000 instructions of Add^m

Puffin

Date _____

Page _____

Chapter - 5

ARITHMETIC & LOGICAL INSTRUCTIONS

Section - 5.1

Add^m, Subtraction & Comparison

- 1) Register Add^m
- 2) Immediate add^m
- 3) Array add^m
- 4) Increment add^m
- 5) Add^m with carry

Compares contents of 2 registers.

e.g.: CMP BL, AL

* NOT POSSIBLE

→ Add^m b/w:

Memory loc^{ns}.

✓ Segment Registers

D Register Add^m.

e.g.: ADD CX, BX

Some types
as that of

Add^m

* Another type:

Comparison & Exchange

i.e., comparing & exchanging
the result.

Source &
destinⁿ

* Only changes seen are
change in FLAGS
(except Interrupt &
Trap flag).

2) Immediate.

e.g. Add DL, 33H

3) Array Add^m

e.g. Add AL, array[SI]

Add AL, array[SI+2]

add AL, array[SI+4]

adding diffⁿ elements in an array.

4) Increment Addⁿ:

contents of register
incremented by 1

e.g.: INC BL

INC SP

✓ BYTE PTR }
WORD PTR }
)

These are used

in case we want to
increment memory (i.e.ⁿ)

e.g.: INC BYTE PTR [BX]

5) Addⁿ with Carry

e.g. ADC AL, AH

→ when data is
instruction is > 16 bit.

Here, in above instruction,

AL + AH + C gets stored

in AL

e.g. XADD = Addⁿ is

performed, but
contents of destinⁿ

goes to source
register

(80486 - Pentium⁴)

Section - 5.2

* Multiplication & Division

- "Multiplic" done b/w Reg & Reg. or Reg. & Memory loc.
- Data →
 - 8
 - 16
 - 32 bits
 - Signed
 - Unsigned integer
- Instruction : MUL : Unsigned
IMUL : Signed

* Multiplic^n of

Multiplic	Data is of	Product stored in
8 bit × 8 bit	8 bit × 8 bit	16 bits
16 × 16	16 × 16	32
32 × 32	32 × 32	64

eg : for instruction mul cl

→ $AL \times CL$ happens

→ Result gets stored in AX always

eg : IMUL DX

→ 16 bit data, Result is 32 bits, gets stored in DX-AX

eg : MUL BYTE PTR [BX]

→ contents in memory loc shown by BX gets multiplied to AL. Result → AX

eg : MUL ECX \rightarrow 32 bit

MSB LSB

64 bit result, gets stored as EDX-EAX

Q. Multiply 10 & 5. Result is 50. Store the result in DX.

- model tiny

- code

- startup

```
    mov al, 5
```

```
    mov bl, 10
```

```
    mul bl
```

```
    mov dx, ax
```

- exit

```
end
```

Q. Multiply the contents of DS

```
mul DS
```

```
mul WORD PTR [SI]
```

→ ∵ data is word, DS will
be indexed by SI.



Division :

8 bit division : No. to be divided is converted to 16 bits & then divided.

$$\text{eg: } \begin{array}{r} 8 \\ \div 2 = 4 \\ \text{Dividend} \qquad \qquad \qquad \text{Divisor} \\ \text{Quotient} \end{array}$$

Dividend $\xrightarrow{\text{converted}}$ 16 bits $\xrightarrow{\text{stored}}$ AX.

After division : Quotient \rightarrow AL & Remainder $\xrightarrow{\text{stored}}$ AH
(Note: AX is overwritten)

16-bit division:

Just like for 16 bit multiplication,

Dividend gets stored in DX-AX (for making 32 bit)
data is converted as

Unsigned

extension as

MOVZX

Signed

extension done as

MOVSBX

Converted using

(CBW) → convert Byte to word

(CWD) → convert word to double word

Q Divide -100 by 9

-100 gets stored in DX-AX

9 gets stored in CL

H 1
0 1 0 0

* Instruction :

→ 8 bits

MOV CL, 9

MOV AX, -100 → (The data is converted to 32 bit & transferred to DX-AX AUTOMATICALLY)

CWD

IDIV CX

ALWAYS

* Transfer divisor to CL/CX

→ data from DX-AX is accessed, divided by CX & then stored in AL & AH.

- Q) Divide the contents in SI.
Instruction :- IDIV SI.

8

Section - 5.3

BCD & ASCII ARITHMETIC

* BCD ADJUST INSTRUCTIONS used to confirm that result is in BCD form.

- DAA : Decimal Adjust after Addition
- DAS : Decimal Adjust after Subtraction

→ as the name says, it's used after add" instruction
after carry-add "

→ it functions ONLY in AL register

→ eg: ADD BCD 1234 with BCD 3099
Code.

mov DX, 1234

mov BX, 3099

mov AL, BL. (" DAA only for with AL")

addl AL, DL (6, first 2 bits of BX & DX are added)

mov AL, BH (next half)

add AL, DH

DAA

→ to confirm that result is in BCD form

• DAS : result gets stored in (AL) always.

→ works the same way as DAA.

eg : SUB BCD 4321 with BCD 3077
Store result in CX

Code : mov DX, 4321

mov BX, 3077

mov AL, DL

sub AL, BL

DAS

mov CL, AL

mov AL, DH

sub AL, BH

DAS

mov CH, AL

* ASCII ARITHMETIC INSTRUCTIONS

→ (adding) ASCII nos., result should be in ASCII.

→ or any operⁿ

→ Decimal : 0-9 ; ASCII : 30-39

→ Instruction types :

- AAA : ASCII adjust after addition

- AAD : ASCII adjust BEFORE division

- AAM : ASCII adjust after multiplication

- AAS : .. " .. subtraction

• AAA :

eg. adding 31 & 39.

Result is 6A (not an ASCII). So,

convert it to ASCII. So, we AAA instruction

& ADD 3030 to result..

31

→ 39

6A → not an ASCII

≡ 10

→ gets stored at 0100

to get equivalent ASCII,

S1) use AAA

S2) add 3030 to 0100 = 3130 0031
0034

Code :-

MOV AX, 31	↑	AH AL	31
AND AL, 39	↓	0309	39
AAA	↓	030A	6A
ADD AX, 3030	↓	3330	01101010
	↓	333A	X

eg: If result is 23 ≡ 0203

Ans. in ASCII = 0203

3030

3233

ie 5th like

32 - 33

(within range of)

• AAD

eg : Code :- Mov BL, 9

30 - 39

Mov AX, 7021H

AAD.

DIV BL

8 Section 5.4

BASIC LOGIC INSTRUCTIONS

→ All flags get affected.

→ Instructions :

→ AND : Performs logical "Multiplication"

If A, B are ips & A AND B is ip

Truth table :-

A	B	AND.(X)
0	0	0
0	1	0
1	0	0
1	1	1

→ Memory to Memory } 2 modes NOT used
 Segment Addressing } by AND instruction

GATE



(Costly)

Instruction

AND BX

(Very Cheap)

* MASKING :

Clearing the bits in binary no.

e.g. data is 3135

To mask leftmost BITS of data

So, mov BX, 3135

→ 0011 0001 0011 0101

Leftmost bits of BH & BL

Instruction :- AND BX, OFOF

Result in BX :- 0000 0001 0000 0100

Masked ✓

→ also called Inclusive OR

→ OR : Performs logical addition

for 2 bits A & B, the truth table

A	B	$A+B$	$(A \cdot OR \cdot B)$
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	1

→ Memory to memory { These addressing
segment register modes are not
allowed .

e.g.: mov AL, 5

mov BL, 5

add BL,

AAM

OR AX, 3030 : to make to ASCII.

%D = BL gets stored the value of 35, or: 0305
+ 3030

ASCII ← { 3335
value .

→ Exclusive - OR (odd parity)

→ A B $A \oplus B$

0 0 0

0 1 1

1 0 1

1 1 0

Truth table .

→ Segment register addressing modes
not allowed .

* Instruction :

AND

OR

XOR

Clears bits \rightarrow making 0.

Sets the bits

Complement the bits.

Q. Make contents of a register, say CH as zero.

using XOR gate :-

Instruction : XOR CH, CH

2 Bytes ✓

(MOV CH, 00H)

3 Bytes

Preferred

* Test & Bit Test Instructions

→ Tests a bit being 0 or non zero

Result of test instruction : shown in Zero flag

eg: suppose the 4th bit in CX register is 0. So, test bit shows 1 & Zero flag also shows 1

→ checking is done by AND operation, but, difference is, that the value of registers don't change. Only flag bits change

Test instruction is followed by JZ & JNZ instructions (JZ : Jump if zero, JNZ : Jump if not zero).

To test : Right ^{Right} left most bit : TEST AL, 1
JNZ RIGHT.

Left bit

: TEST AL, 128
JNZ LEFT.

overall, they test whole of A1

Test the 4th
bit of AX for zero

- * Diff types of BIT TEST Instructions :
- ✓ BT : Test the bit for zero i.e. BT AX, 4
- ✓ BTC : Test the bit for zero & Complement it
- ✓ BTR : Test the bit & Reset it
- ✓ BTS : Test the bit & Set it to 1.

e.g.: BTS AX, 4

↳ The 4th bit will be tested
& it will be set to 1.

* NOT & NEG :

↳ NOT CX

1's complement

done of contents of CX

↳ NEG CX

2's complement done of


the contents of CX

SECTION - 5.5

SHIFT & ROTATE

- Instructions in which contents of register/memory loc" is moved.
- Instructions used to control the I/O devices

* SHIFT Instruction



- Shift left $\times 2$
- Shift right $\div 2$

eg: consider $00100000 = 10$

$$\begin{array}{r} 0100000 \\ \textcircled{1} \leftarrow 16 + 4 \\ \hline = 20 = 2 \times 10 \end{array}$$

Q Write instruction to shift contents of DX, 14 times

SHL DX, 14

- The no. of times the shift has to be done is written in 2 ways:-

mov CL, 14

SHL DL, CL

or
check \Rightarrow DX, CL.

SHL DX, 14

(use of CL register)

(use of data directly)

* Double precision shift:

3 operands in the instruction (instead of 2, as above)

eg SHRD


AX, BX, 12

AX : Shift right by 12 position

Rightmost 12 bits of BX go into leftmost 12 bits of AX.

Q. Shift left 16 bit of BX & leftmost bit of CX is rightmost of BX (16)
eg :- SHLD BX, CX, 16

check

eg, say :- BX = 
Then: SHR BX, 16.

↓

op :- BX 0000 0000 0000 0000



ROTATE Instruction :-

Rotates the contents of register or memory locⁿ from one end to the other.

ROL

- Rotate from left end

RCL

- Rotate from left end & entering from carry flag


ROR

- Rotate from right end


RCR

- Rotate from right end & entering from carry flag.


(RCL)




(ROL)



(RCR)



~~ROR~~

eg. ROL SI, 14

↳ SI contents rotate left by 14 places

eg: Mov AL, F0H \rightarrow AL = 1111 0000Mov BL, 8FH \rightarrow BL = 1000 1111Add AL, BL \rightarrow AL = 0000 1111ROL AL, 4
 ↳ off for ROL AL, 4
 ↳ P for ROL AL, 8
 ↳ 1111 0000
 ↳ carry
 ↳ 0000 1111
 ↳ carry

* BIT SCAN Instruction

Contents of each register is scanned for the 1st ONE BIT.

✓ Searching / scanning done from

↳ left to right

↳ Right to left

BSF

BSB

(Bit Scan Forward)

(Bit Scan Backward)

eg: BSF EBX, EAX

opposite of BSF

Contents of EAX are searched. The 1st bit found \rightarrow its posⁿ goes to BX.

8★ Section - 5.6

STRING INSTRUCTION

String Scan

Extra Segment (ES) & block of memory is compared with contents of AL, AX or EAX

String Compare

2 memory locⁿs are compared.

✓ Accompanied by REPE or REPNE

- Depending upon size of contents :-

SCAS B

AL compared with ES

SCAS W

AX with ES

SCAS D

EAX with ES

- Depending on its size,

CMPSB

CMPSW

CMPSD

eg :-

REPNE CMPSB

Instructions accompanied by :

REPE → Repeat equal

REPNE → Repeat not equal.

eg: REPE SCASB.

Note :- Content is NOT

present in ES (to

compare). The content

is present in

(DIx10 + ES.)

Chapter - 5

SUMMARY of Instructions

Way to write : Instruction Destination, Source

5.1. ADD : Addition

INC : Incremental addition

ADC : Addition with carry

→ carry bit is added with result of add^m

SUB : Subtraction

DEC : Decrement

SBB : Subtraction with borrow

→ carry flag having borrow is subtracted from the result of subtraction

CMP : compare instruction (a type of subtraction)

: change comes only in flag bits

CMPXCHG : compare & exchange

CMPXCHG Destinⁿ, Source

Contents of Source = contents of AX

Contents of source ≠ Contents of AX

Contents of destinⁿ → copied to AX

Contents of source → copied to AX

Way to write : Instruction Source

5.2. MUL : Multiplicⁿ (unsigned)

IMUL : Multiplicⁿ (signed)

→ AX multiplied by source

→ contents stored in AX

destination is always AL, AX or DX - AX, EDX - EAX

for 32 bit

DIV : Division (unsigned)

IDIV : Division (signed)

→ AX ÷ (source)

→ quotient : AL & remainder stored in AH

* Use of instruction :

MOVZX : for unsigned { reg^d

CBW : for signed nos. { in program

• 5.3

DAA : decimal adjust after addition

DAS : decimal adjust after subtraction

AAA : ASCII adjust after add'n : Add 3030 to

ABD : ASCII adjust before division } make ASCII

AAM : ASCII adjust after multiplic'n }

AAS : ASCII adjust after subtraction }

Chapter - 6.

PROGRAM CONTROL INSTRUCTIONS


→ Instructions directing flow of program.

Step by step

skipping instruction

* Such skipping or flow of instructions is seen in:-

- ✓ Compare
 - ✓ Test
 - ✓ Jump
- Instructions



Section - 6.1 : THE JUMP GROUP

* Jump :

Allows programmers to skip sections of a program & branch to any part of the memory for next instruction.

* UNCONDITIONAL JUMP

SHORT jump

- 2 bytes instruction
- allows jump within + 127 bytes to - 128 bytes of memory

called as Intrasegment

NEAR jump

- 3 bytes instruction
- ± 32 KB is allowed range (within Code Segment)

called as Intersegment
(not limited only to CS)

FAR jump -

- 5 bytes
- Jump anywhere within real memory

• Short Jump

Near Jump

Far Jump

EB	Disp.	E9	Disp Low	Disp High
----	-------	----	-------------	--------------

called as op-code

Relative jumps

∴ they can be moved along with related software to any loc'n.

EA	IP _L	IP _H	CS _L	CS _H
----	-----------------	-----------------	-----------------	-----------------

* Short Jump

* Jump occurs :-

Disp. + IP = Jump address.

→ meaning, the no. of the instruction as seen in code view.

* Instruction : JMP SHORT

eg : Consider the instruction

0009 JMP NEXT

IP

If Disp. = 0007,

the new jump address = 0009 + 0007

= 0010

eg : MOV AX, 1

ADD AX, BX

JMP SHORT NEXT

; ; ;
; ; ;

NEXT : MOV BX, AX

* Self : example 6.2, 6.3.

Puffin

Date _____
Page _____

* Near Jump :-

Same as far jump , distance is more

Displacement :- 16 bit signed no.

* Instruction :- ~~JMP~~ JMP

Jump address = Signed Displacement + IP
+ (CSX10)

- relative jump
- relocatable jump

Instruction
pointer -

* Actual address = (CSX10) + IP + Displ.
→ where the instruction goes

* Self : example 6.2

* 3 bytes \Rightarrow it needs 3 bytes to write instruction

10003 → (CSX10) + IP	00	02	JMP	3 bytes used for instruction JMP 0002.
-------------------------	----	----	-----	---

* Far Jump :-

5 bytes of instruction

2nd & 3rd byte

4th & 5th byte

: Offset address

: Segment address.

eg :

A3

00

01

27

JMP

} 5 bytes used for
Far Jump.
Segment Add = A300
Offset add = 0127.

Jump Address = (Segment Add) $\times 10$ + Offset add.

* Instruction :- JMP FAR

* JUMPS WITH REGISTER OPERANDS

- register 16/32 bit
- an indirect jump.

Self: example 6.4.

* Indirect Jumps using an Index

JMP TABLE [SI]

→ make use of '[]'

→ '[]' : refer to memory loc" so that the instruction can directly access jump table.

- The address is referred to SI or DI
- Its indirect jump (\because address is calculated)
- Its either short or near. (If far, it'll be written in instruction as FAR PTR)



Conditional Jump & Conditional Set

↳ jumping to particular loc based on condns

like JG : Jump if $>$ for signed

JA : Jump if alone for unsigned nos.

JB : Jump if below.

Flags : S, Z, C, P, O

↳ These flags are tested in the cond'l jump

Table
6.1

	Range	Range
Signed (-128 to +127)		Unsigned nos (0 to 255)
JG		JA
JL	D in	JB
JGE	f s	JAB
JLE	e r	JBE
JE	r c	JE
JNE	t i o n s	JNE

• Conditional Set

The instruction sets a byte to 01 or, clear a byte to 00.

Self

Table 6.2 :- Different (Set) instructions

eg : SETNC MEM

↳ a label named MEM has the value
set to 01 when \exists no carry (i.e $C=0$)
00 when \exists carry . (i.e $C=1$)

8 LOOP Instruction

↳ combin' of 2 things :

- decrement CX

- JNZ

↳ condⁿl jump

S1) If $CX \neq 0$, it jumps to the address indicated
in the instruction .

S2) for $CX = 0$, the next instruction follows .

* CONDITIONAL loops .

↳ A loop instruction with a condⁿ

LOOPE : loop if equal to

LOOPNE : loop if not equal to

Section - 6.2

CONTROLLING THE FLOW OF PROGRAMS.

Instructions : The DOT COMMANDS :

- IF
- WHILE
- ELSE
- ENDW (end of while cmd)
- ELSEIF
- BREAK
- ENDIF (end the if stmt)
- CONTINUE

* • IF Command

↳ Relational operators used with • IF :

equal \Leftarrow $= =$, \neq , $>$, $>=$, $<$, \leq , $\&$, \mid , \neg , $\&\&$,

logical OR \Leftarrow ID , D or

bit test }
logical }
inversion AND

ex. 6.9, 6.10, 6.13 : Self

* • BREAK & • CONTINUE

↳ used with • IF & • WHILE instructions .

* REPEAT-UNTIL loop .

• REPEAT (start of the loop)

• UNTIL (end of loop which holds the condn)

(just like:- do } Instruction in
while } C lang.

* • UNTILCXZ

Use of CX register as a counter to repeat a loop fixed no. of times .

Section - 6.3

8

PROCEDURES :

- It is a set of instructions to perform a task
(Just like Functions in C lang.)
- After task is over, control goes back to program.
- It is a reusable section of software that is stored in memory. It can be used & reused any no. of times.
- Disadvantage : Takes time to link & return back.
- Syntax :

Begins with : PROC

Ends with : END P

Types

NEAR

(Intrasegment)

b/w the same segment

FAR

(Intersegment)

b/w diffⁿ segments

→ RET : Return cmd (works for NEAR & FAR both).
 | To return back to program.

 → RET of near NEAR uses C3H opcode
 FAR uses CBH opcode.

- for NEAR, RET removes 16 bit no. from stack
 & places it in IP to return.

- for FAR, RET removes 32 bit no. from stack
 & places it in IP & CS to return.

- address of the next instruction goes to the IP → for NEAR.
- address of next instruction as well as CS is used (put in IP) → for FAR.
- when the work is 'global': FAR
• 'local': NEAR.

8 CALL:

Transfers the control / flow of program to procedure

↳ Diff b/w Jump & call:

CALL saves return address on the stack.

Types

NEAR call

- 3 bytes long

↳ 1st byte : opcode

2nd & 3rd byte : displacement

S1) On execution, offset address of next instruction is pushed to stack

S2) Offset address of next instruction appears in IP

S3) After saving this return address, it then adds the displacement from bytes 2 & 3 to the IP.

FAR call

- 5 bytes long

↳ 2nd & 3rd byte :

have the new IP

→ 4th & 5th byte :

have the new CS

→ 1st byte : opcode

Eg for FAR CALL

		10005	Address of next loc. (CS = 1000, IP = 0005)
4th & 5th byte \rightsquigarrow CS	11	10004	So, next loc =
2nd & 3rd byte \rightsquigarrow IP	00	10003	$CS \times 10 + IP$
address sent to stack is $[(CS \times 10) + IP]_{new}$ $= 1100 \times 10 + 0002 = 11002$	CALL	10002	$1100 \cdot 0 + 0002$
to return back	old CS	10 00	<u>1100²</u> : gets copied to
of return instruction.	IP	00 05	$CS = 1000$ $IP = 0000$.

* CALLS with register operands :

-eg . CALL BX

* CALLS with indirect memory addresses

-eg - CALL TABLE[BX]

8

RET (Return)

NEAR Return

It removes 16 bit no. from stack & places it into IP.

FAR Return

Removes 32 bit no. from stack & puts it into IP.

Section - 6.4

8

Introduction to INTERRUPTS :-

- It can be a hardware call or software call.
- Program is interrupted by calling Interrupt Service Procedure (ISP) or Interrupt Handler.

• Software Interrupts :-

3 types of CALL instructions :-

INT

INTO

INT 3

• Interrupt Vectors :-

- 4 byte no. : using them interrupt the program
- Stored in first 1024 bytes of memory
- First 2 bytes contain IP & last 2 bytes contain CS.
- Around 256 interrupt vectors are present, each of which contains address of ISP.

• Interrupt vector table

Table 6.4
from Interrupt vector no.

Address	MP	f ⁿ
0H - 3H	ALL	Divide Error
18H - 1BH	80186 - Core 2	Invalid opcode
30H - 33H	80386 - Core 2	Stack fault

* Software Interrupt :-

→ INT

2 bytes long

eg. INT 10H

↳ memory loc " : $10 \times 4 = 40H$

→ IRET/IRET_D :

- pop stack data into IP
- pop stack data back into CS.
- IRET : 16 bits
- IRET_D : 32 bits

→ INT 3 :

- designed as a break pt, for breaking flow of software.
- 1 byte instruction.

→ INT 0 :

- Tests an overflow flag.
- If $O=0$: Interrupt occurs
 $O=1$: no op

Self * Interrupt Service Procedure

Q Develop a short sequence of instructions that uses REPEAT-UNTIL construct to copy the contents of byte sized memory block A → byte sized memory block B, until 00H is moved.

MACRO :-

A group of instructions that perform a certain task.

- It is inserted in a program at the pt. of usage by ASSEMBLER.
- There is no need to 'call' a Macro (as is reqd for a procedure).
- It is created in the same way as a new of code is created.
- ends with END M.
- To begin a macro : keyword : MACRO.

ex :- ADDSTR MACRO SUM, TOTAL
 { name of macro keyword } variables.

```

  ADD AX, BX
  MOV AX, CX
  ENDM
  }
```

→ will be in the beginning

Now, whenever ADDSTR is used in a program, all these instructions are executed.

* There is no change in IP & moving/calling is not there. So, macro is faster over procedure.

/ On writing name of macro, the instructions of macro are copied into program by assembler.

79

(MOVE)

MACRO A,B

PUSH AX

MOV AX,B

MOV A,AX

END M

macro used.

(MOVE)

VARI, VAR2

writing

Macro

0000	50	1	PUSH AX	as A, B &
0001	A1	1	MOV AX, VAR2	instructions
0004	A3	1	MOV VARI, AX	will execute
0007	58	1	POP AX	as shown.

They are written

instead of
A & B.This is automatically copied &
executed as soon as

MOVE VARI, VAR2 is written.

Section - 8.2

USING KEYBOARD & VIDEO DISPLAY

- how to use keyboard and video display connected to PC in a program.

* Reading values / keys from keyboard in a

DOS program

↳ use of a fn :- Interrupt

↳ INT 21H.

* Reading a key with an echo

→ means,

we'll get

the display

display:

KEY PROC FAR

read & echo a char. } MOV AH, 1 } directs the user to
 calls a procedure that } INT 21H . } enter value from keyboard
 processes DOS } fn calls (1st like scanf in C)

OR AL, AL } clearing AL

JNZ KEY1

INT 21H

STC } set carry → if C=0, or C=1,

KEY 1 :

then, the meaning
 of a carry is
 understood

RET

END P

* Just like C lang has printf & scanf,
in assembly language :-

printf : mov AH, 2

INT 21H .

↳ The ^{value} gets stored in
DL & displayed

scanf : mov AH, 1

INT 21H

↳ The value gets stored in AL
(which is inputted by user)

* When value is stored, it is always taken as
ASCII value. This value is

- Extended ASCII : If C = 1
- Normal ASCII : If C = 0

* Reading a key without a display ^{= Echo}

↳ fn call no. = 06H .

eg: keys proc near

mov AH, 6 } the instructions

mov DL, OFFH } that will read a char.

int 21H .

JE keys

OR AL, AL
JN Keys1

INT 21 H

STC

* Note : for reading a key without display :

MOV AH, 6

MOV DL, OFFH }

necessary


Keys1 :

ret

Keys endp

→ Read an entire line with an echo

- fⁿ call no. for reading entire line : 0A H.
- reads upto 255 characters read from keyboard
- It'll continue to accept character until ODH is typed.
- DS:DX addresses the keyboard buffer.
address stored in buffer.



holds count of characters

holds all the characters

eg : • model small

• data

BUF1 DB 257 DUP(?)

BUF2 DB 257 DUP(?)

• code

• startup

↓

```

mov BUF1, 255
mov DX, offset BUF1
Call Line

```

```

MOV BUF2, 255
mov DX, offset BUF2
Call Line
exit

```

Line Proc Near

```

mov AH, DA H
int 21 H
Ret
line endp
END

```

☞ Writing to the video display with DOS functions :

↳ Displaying one ASCII character :

↳ Jⁿ call no :- 02 H or 06 H

↳ display 1 char. at a time
:- 09 H

↳ display entire string of
char.

combin* of them

moves the cursor

to next line at left

margin of the screen

{ :- 0DH

↳ displays carriage return

:- 0AH

↳ displays a line feed

eg : · model tiny

· code

disp macro ↑

mov AH, 06H

mov DL, A

→ displaying my

int 21H

end m

disp ODH .

mov AH, 06H

mov DL, ODH

int 21H

disp OA H .

mov AH, 06H

Mov DL, OA H

↓ INT 21H

· exit

end .

whenever
I is written,
these lines
are inserted
in program
by assembler

1

1

1

1

1

→ Here, A is placed in DL
& A is displayed .

* Displaying a Character string .

→ String : a series of ASCII coded char.

→ Each string ends with a null char '\$'

→ End of string is given by calling : 09H
(for \$)

→ Before executing INT 21H , fn call no. 09H
requires that DS:DX addresses the char.
string .

eg: • model small

• data

MES DB 1B, 10, 10, A test line \$

• code

• startup

mov AH, 09

mov DX, offset MES

int 21 H

• exit

end

* Using BIOS video function calls:

Basic i/p o/p sys.

→ Diff. b/w DOS & Video BIOS fn calls:

DOS fn call : INT 21 H -

BIOS fn call : INT 10 H .

① DOS: fn calls read & display a character with ease, but cursor positioning is difficult.

DOS

- 1- Reads & displays a char. with ease, but cursor posn is difficult.
- 2- take more time to execute
- 3- Fn calls do not allow cursor placement

BIOS

- 1- Allows more control over the video display .
- 2- Faster (takes less time to execute)
- 3- Allow cursor placement

* Cursor Position:

Video BIOS fn call no. 03 H

BH : page no.

DH : row no.

DL : column no.

- BH : Page number : 0 used
1-7 not used.

↳ recognized by CGA, EGA & VGA adapters.

- DH : Row number : 0 : uppermost
↳ (0-24) 24 : lowermost

- DL : Column no. : 0th column — left hand pg.
↳ (0-79)

* Home position: Row 0, Column 0.

- Starting with home posⁿ, use DOS to 2000 character of blank space on video display.
→ 80 characters per line × 25 character lines
- Finally, cursor goes back to home posⁿ.

• eg : model tiny
`code
home macro → home cursor macro.

mov AH, 2 → fn 02 H

mov BH, 0 → page 0

mov DX, 0 → row 0, line 0.

int 10H → home cursor

end m

Video
BIOS
fn call

being used from the declared macro

Puffin

Date _____

Page _____

• startup
home

→ home cursor

1 mov AH, 2
1 mov BH, 0
1 mov DX, 0
1 int 10H

* red to
display
or clear
screen

mov CX, 25*80 → bad char. count .
mov AH, 6 → select fn 06 H .
mov DL, ' ' → select a space .

MAIN 1 :

int 21H → display a space
loop main 1 → repeat 2000 times .
home
1 mov AH, 2 .
1 mov BH, 0 .
1 mov DX, 0 .
1 int 10H .
.exit
end .

The speed of the above program is very slow .
So, instead of using only INT 06 H to clear screen , we use

06 H along with 001 AL:00H to blank screen
For faster clear & home cursor program , use :
• 08H : sends char. attributes for blanking screen .
• DX : loaded with screen size , 4FH (79) and 19H (25) .

* MOV AH, 600 : selects scroll function .

eg: Program that clears screen & moves the cursor :-

- model tiny

- code

home macro

```
mov AH, 2
```

```
mov BH, 0
```

```
mov DX, 0
```

```
int 10H
```

```
end m
```

- startup

```
mov BA, 0
```

```
mov AH, 8
```

```
int 10H
```

```
mov BL, BH
```

```
mov BH, AH
```

```
mov CX, 0
```

```
mov DX, 194F H
```

```
mov AX, 600H
```

```
int 10H
```

home :-

```
1 mov AH, 2
```

```
1 mov BH, D
```

```
1 mov DX, 0
```

```
1 int 10H
```

- exit

```
end .
```

Q8

A program that displays AB followed by a carriage return and line feed combination using DISP macro

- model tiny

- code

```
disp macro var
```

```
    mov DL, VAR
```

```
    mov AH, 06
```

```
    int 21 H
```

End m.

- startup.

```
disp A
```

```
1 mov DL, A
```

```
1 mov AH, 06
```

```
1 int 21 H
```

```
MOV AL, 'B'
```

```
DISP AL
```

```
1 MOV DL, AL
```

```
1 MOV AH, 06
```

```
1 INT 21 H .
```

```
DISP '13
```

(Carriage return)

```
1 MOV DL, 13
```

```
1 MOV AH, 06
```

```
1 INT 21 H .
```

```
DISP 10
```

(Line feed)

```
1 MOV DL, 10
```

```
1 MOV AH, 06
```

```
1 INT 21 H .
```

-exit
out

Chapter - 9 (theoretical)

8086/8088 Hardware Specific

SECTION 9.1 PIN-DOUTS & PIN FUNCTIONS.

8086

- ✓ 16 bit μ P
- ✓ 16 bit data bus. (8088 : 8 bit data bus)

• Power supply requirements :-

+ 5 V \pm 10 %

- 8086 draws max current 360 mA

- 8088 " " " " 340 mA

• Connecting a μ P : i/p current requirement should be known.

✓ i/p & o/p characteristics of pins : in table 9.1 & 9.2 resp.

✓ Self :- Pg-305, 306.

SECTION 9.3 : BUS BUFFERING & LATCHING :

- ✓ Related to different Bus Connections

→ Demultiplexing the houses.

→ one signal separated to give multiple signals.
(Opposite of Multiplexing)

- * Address/Data bus of 8086/8088 is multiplexed to reduce no. of pins reqd for IC.

* BUSES

The diagram illustrates the structure of a memory location. It features three horizontal lines representing fields: 'Address', 'Data', and 'Control'. Above the 'Address' field, there is a curved arrow pointing downwards, indicating its function as an input or address. The 'Data' and 'Control' fields are grouped together by a bracket above them, suggesting they are output or control signals.

* Buses must be present in order.

* Demultiplexing 8088

Latches reqd :- 74LS373 74LS573

Connecting these latches to 8088, op is demux signals.

* Demultiplexing 8086

* Buffered Sys:

→ fully buffered sys :- Basically, boosting the signals so that their reception is proper at the target

fully buffered 74LS244 } These latches, connected to 8088
8088 245 } up, signal is boosted.
373 }

Chapter - 10

TOPICS TO STUDY

Section - 10.1

(From beginning till ROM Memory)
(all definitions)

(diff. b/w static RAM & dynamic RAM)

Section - 10.2

(From beginning till PLD)

(few examples in b/w → go through)

✓ Pg - 356, 357

(all the contents on that pg.)

✓ Pg - 379

(Isolated & memory mapped i/o)

✓ Pg - 382

(Handshaking)

(an example in this topic : do that too)