

# MICROPROCESSOR & INTERFACING NOTES

*AKSHANSH CHAUDHARY*

## Microprocessor and Interfacing Notes, First Edition

Copyright © 2013 Akshansh

ALL RIGHTS RESERVED.

Presented by: Akshansh Chaudhary  
Graduate of BITS Pilani, Dubai Campus  
Batch of 2011

Course content by: Ms. Susanna S. Henry  
Then Faculty, BITS Pilani, Dubai Campus

Layout design by: AC Creations © 2013



The course content was prepared during Spring, 2013.

More content available at: [www.Akshansh.weebly.com](http://www.Akshansh.weebly.com)

DISCLAIMER: While the document has attempted to make the information as accurate as possible, the information on this document is for personal and/or educational use only and is provided in good faith without any express or implied warranty. There is no guarantee given as to the accuracy or currency of any individual items. The document does not accept responsibility for any loss or damage occasioned by use of the information contained and acknowledges credit of author(s) where ever due. While the document makes every effort to ensure the availability and integrity of its resources, it cannot guarantee that these will always be available, and/or free of any defects, including viruses. Users should take this into account when accessing the resources. All access and use is at the risk of the user and owner reserves that right to control or deny access.

Information, notes, models, graph etc. provided about subjects, topics, units, courses and any other similar arrangements for course/paper, are an expression to facilitate ease of learning and dissemination of views/personal understanding and as such they are not to be taken as a firm offer or undertaking. The document reserves the right to discontinue or vary such subjects, topic, units, courses, or arrangements at any time without notice and to impose limitations on accessibility in any course.



# Microprocessor & Interfacing

The Intel Microprocessors: Architecture, Programming & Interfacing Pearson Edu.  
8<sup>th</sup> edition, 2009  
- By Barry Brey

T 1	11/3/13	20%
Q 1	25/3/13	5%
T 2	29/4/13	20% (OB)
Compre <del>Q 2</del>	4/6/13	40%

open book

Lab: 15%

5%  
before  
mid sem.

5%  
lab  
compre

5%  
performance  
& behaviour



# Chapter - 1

## Introduction to $\mu$ p & Computer

1. ~~EMAC~~ ENIAC : Electronic Numerical Integrator & Add Calculator
2. FORTRAN : FORmula TRANslator
3. ALGOL : ALGOrithmic Language
4. COBOL : <sup>computer</sup> COmmon Business Oriented Language
5. RPG : Report Program Generator
6. KIPS : Kib Instructions Per Second
7. BCD : Binary Coded Decimal
8. K=1024 : Kib Bytes
9. TTL : Transistor Transistor Logic
10. DOS : Disk Operating System
11. MIPS : Millions of Instructions Per Second
12. CISC : Complex Instructions Set Computer



13. RISC : Reduced Instructions Set Computer
14. PC : Personal Computer
15. GUI : Graphical User Interface
16. VGA : Variable Graphics Array
17. CAD : Computer Aided Drafting/Design
18. WYSIWYG : What You See Is What You Get
19. AMD : Advanced Micro Devices
20. AGP : Advanced Graphics Port
21. PCI : Peripheral Component Interconnect
22. ISA : Industry Standard Architecture
23. EISA : Extended Industry Standard Architecture
24. DRAM : Dynamic Random Access Memory
25. SRAM : Static Random Access Memory
26. ROM : Read Only Memory (flash memory)
27. PROM : Programmable Read Only Memory



28. EEPROM : Electrically Erasable Programmable Read Only Memory
29. SDRAM : Synchronous Dynamic Random Access Memory
30. CD : Compact Disk
31. DVD : Digital ~~Has~~ Versatile Disk
32. USB : Universal Serial Bus
33. TPA : Transient Program Area
34. BIOS : Basic Input Output System
35. CD ROM : Compact Disk Read Only Memory
36. RAM : Random Access Memory (Read/Write memory)
37. EMS : Expanded Memory System
38. CPU : Central Processing Unit
39. I/O : Input/Output
40. MRDC : Memory Read Control
41. MWTC : Memory Write & Control
42. IORC : Input Output Read Control



- 413 IOWC : Input Output Write Control
- 414 ASCII : American Standard Code for Information Interchange
- 415 MMX : MultiMedia I MultiMedia extension
- 416 XMS : extended Memory System

~~417 ABIP :~~

### § Notes

- \* Bit : Binary Digit (value of 1)
- \* 8 Bits = 1 Byte
- \* 4 bits = 1 Nibble

### § Data Width

- (i) byte ————— 8 bits
- (ii) word ————— 16 bits
- (iii) double word — 32 bits
- (iv) quad word — 64 bits
- (v) octal word — 128 bits

\* Binary addition -  $1+1=10$   
Carry

### Information

Q.  $2^{10} = 1024$

1. KB = Kilo Byte =  $2^{10}$  bytes
2. MB = Mega Byte =  $2^{10}$  KB
3. GB = Giga Byte =  $2^{10}$  MB
4. TB = Tera Byte =  $2^{10}$  GB

Q

### Complement (Binary)

1's Complement

2's

(1's complement + 1)

Q)  $\begin{array}{r} 0101 \ 1010 \\ \hline 1's \ 1010 \ 0101 \end{array}$

Q)  $\begin{array}{r} 0101 \ 1010 \\ \hline 1's \ 1010 \ 0101 \\ + 1 \end{array}$

2's  $\underline{1010 \ 0110}$

### \* Hexadecimal to BCD → Binary Coded Decimal

- 1) 23 :  $0010 \ 0011$
- 2) AD4 :  $1010 \ 1101 \ 0100$
- 3) 34.AD :  $0011 \ 0100 . 1010 \ 1101$

### \* BCD to Hexadecimal

- 1)  $\underline{1100} \ \underline{0010} : C2$
- 2)  $\underline{1000} \ \underline{1011} \ \underline{1010} : 8BA$



### \* Decimal to Binary

2	107		$(1101011)_2$
2	53	1	
2	26	1	
2	13	0	
2	6	1	
2	3	0	
	1	1	

### \* Decimal to Octal

2	1238		$(1238)_{10} = (2326)_8$
2	619	0	
2	309	1	8   1238
2	154	1	8 154 6
2	77	0	8 19 2
2	38	1	2 3
2	19	0	$(2326)_8$
2	9	1	
2	4	1	
2	2	0	
	1	0	

### \* Decimal to Hexadecimal

92	16   92	
	5	C
		$= (5C)_{16}$

\* Decimal to Binary

	Binary
$0.125 \times 2 = 0.250$	0
$0.250 \times 2 = 0.5$	0
$0.5 \times 2 = 1$	1
	↓
	$= (.001)_2$

\* Decimal to Octal

$$0.125 \times 8 = 1 = (0.1)_8$$

\* Decimal to Hexa

	Hexa
$0.046875 \times 16 = 0.75$	0
$0.75 \times 16 = 12.00$	C
$0.2 \times 16 = 3.2$	3
	↓
	$= (0.0C3)_{16}$

$$\begin{array}{r}
 14 \quad 12 \quad 8 \\
 10 \quad 4 \quad 6 \quad 8 \quad 7 \quad 5 \\
 \hline
 \times 16 \\
 \hline
 8 \quad 7 \quad 5 \\
 \times 16 \\
 \hline
 12 \quad 0 \quad 0
 \end{array}$$

\* ~~Decimal Binary~~ to Binary

$$(7.0625)_{10} = (?)_2$$

2	7	$.0625 \times 2 = 0.1250$	0	
2	3	$1 \quad 0.125 \times 2 = 0.250$	0	↓
1	1	$0.25 \times 2 = 0.5$	0	
		$0.5 \times 2 = 1$	1	
			↓	
			$= (111.0001)_2$	



★ Binary to decimal

$$(110.101)_2$$

$$= 6 \quad 110 = 6$$

$$\cdot 101 = 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}$$

$$= \frac{1}{2} + 0 + \frac{1}{8}$$

$$\frac{5}{8} = 0.625$$

$$= (6.625)_{10}$$

★ Octal to decimal

$$(125.7)_8$$

$$(125)_8 = 5 + 16 + 64 = 85$$

$$0.7 \times 8^{-1} = \frac{7}{8} = 0.875$$

$$= (85.875)_{10}$$

★  $(25.2)_6$  to decimal

$$(25)_6 = 5 \times 6^0 + 2 \times 6 = 5 + 12 = 17$$

$$\cdot 2 \times 6^{-1} = \frac{1}{3} = 0.33$$

$$= (17.33)_{10}$$



\*  $(11011.0111)_2$  to decimal

$$(11011)_2 = 27$$

$$.0111 = \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{16} = \frac{7}{16} = 0.4375$$

$$= (27.4375)_{10}$$

\*  $(6A.C)_{16}$  to decimal

$$(6A)_{16} = 6 \times 16^1 + 10 \times 16^0 = 96 + 10 = 106$$

$$.C = 12 \times \frac{1}{16} = \frac{3}{4} = 0.75$$

$$= (106.75)_{10}$$

Q8

### BCD

Packed BCD

Unpacked BCD

↓  
stored as 2 digits per byte

↓  
1 digit per byte

2 digit in 1 byte → 8 bit

Decimal	Packed	Unpacked
12	0001 0010	0000 1001 0000 1010
623	0000 0110 0010 0011	0000 0110 0000 0010 0000 0011
910	0000 1001 0001 0000	0000 1001 0000 0001 0000 0000

1 byte for each digit



\* -8 in BCD

-8 = 2's complement of +8


+8 = 0000 1000

1's = 1111 0111


2's = +1

-8 → 1111 1000 ✓

§ Block Diagram of  $\mu$ p based comp. Sys.



§ Memory map of a PC.





## Simple arithmetic & logic operations

Operation	
ADD	NOT
SUB	NEG
MUL	Shift
DIV	Rotate
AND	
OR	

→ negate

## Decisions found in 8086 $\mu$ p.

Decision	
Zero	Parity
Sign	Overflow
Carry	

→ odd  
 → even


## Byte sized Data

- data stored as
  - unsigned integers : 0 to 255
  - signed integers : -128 to +127
- -ve no. represented using 2's complement method

# ★ Word sized data

Hex address

3003H  
3002H  
3001H  
3000H  
2FFFH



String 1234 H on memory loc<sup>n</sup>.

(12) (34)

Another byte (MSB)

1 byte (LSB)

MSB: upper loc<sup>n</sup>

(3001H, show)

LSB: lower loc<sup>n</sup>

(3000H, show)

← High order byte

← low order byte

- 1) data = 1234 H
- 2) address location: 3000 H & 3001 H

- i) word = 16 bits  
 ↳ 2 bytes of data (16 bits = 8 + 8 bits = 1 + 1 byte = 2 bytes)


MSB

LSB

highest

lowest memory loc<sup>n</sup>

- ii) Method of storing no. - little endian format




Note: If MSB ↓ lowest memory loc<sup>n</sup>                      LSB ↓ highest memory loc<sup>n</sup>

Then, method of storing: Big Endian format



## ★ Double word sized data

1) 32 bits / 4 bytes





eg: given the data : 12345678 H

$\underbrace{\hspace{10em}}_{32 \text{ bit} = 4 \text{ bytes}}$

Store in memory loc<sup>n</sup> from 00100 H

00103 H



↓  
 stored in lowest memory loc<sup>n</sup>




## ★ Directives

- 1) DB : Define Byte
- 2) DW : Define Word
- 3) DD : Define Double word
- 4) DQ : Define Quad word

## ★ Microprocessor ( $\mu P$ ):-

- $\mu P$  is referred to as the CPU.
- 3 main tasks of a  $\mu P$ 
  - data transfer b/w
    - $\mu P$  & memory
    - $\mu P$  & i/o
  - simple
    - arithmetic oper<sup>ns</sup> } ADD, SUB, MUL, DIV, ...
    - logical oper<sup>ns</sup> } AND, OR, NOT, ...
  - program flow via simple decisions


## ★ Block diagram of a Computer Sys.




Note:  
See  
directions



## ★ Components of a Comp. Sys.



## ★ Bus → kind of wires, used to connect the components.



- Points ★
1. 8086 & 8088 address 1 Mega Byte of memory
  2. 20 bit address
  3. Selects location 00000H - FFFFFH

## § INTEL FAMILY OF µp BUS & MEMORY SIZES.

µp	DBW Data Bus Width	ABW Address Bus Width	Memory Size
8086	16	20	1MB
8088	8	20	1MB
Pentium	64	32	4GB








**\* Core (P) version**

	μP
P1	8086, 8088, <del>8186</del> , <del>8188</del> 80186    80188
P2	80286
P3	80386
P4	80486
P5	Pentium
P6	Pentium Pro <sup>(PP)</sup> , Pentium II <sup>(PII)</sup> , Pentium III <sup>(PIII)</sup> , Pentium IV <sup>(PIV)</sup> , Core-2
P7	Itanium


**\* Conceptual view :-**

1. 80486 processor




2. Pentium

2 processors ←




3. Pentium Pro

2 levels of caches





Pentium II, PIII, PIV,  
Core 2 module





# Chapter 2

## THE $\mu p$ & its ARCHITECTURE

Segment Register	Starting Address	Ending Address
2000 H	20000 H	2FFFF H
4561 H	45610 H + FFFF 5560F	5560F H
2001 H	20010 H + FFFF 3000F	3000F H
2100 H	21000 H + FFFF 30FFF	30FFF H
AB00 H	AB000 H + FFFF BAFFF	BAFFF H
1234 H	12340 H + FFFF 2233F	2233F H
0A28 H	0A280 H + FFFF 1A27F	1A27F H
0A0F H	0A0F0 H + FFFF 1AFEF	1AFEF H

a 4 digit no. used to denote that its hexadecimal

add 0 in the end

Add FFFF to starting Add.

$$\begin{matrix} 2000 \\ + FFFF \\ \hline \end{matrix}$$



R ⇒ 64 bit register

E ⇒ 32 " "

\* PIC: Program Instruction Controller

Segment Register	Starting Address	Ending Address
090FH	090F0H ↑ FFFF 19FEF	19FEFH
4900H	49000H ↑ FFFF 58FFFH	58FFFH
3400H	34000H ↑ FFFF 43FFF	43FFFH
1000H	10000H ↑ FFFF 1FFFF	1FFFFH

## REGISTERS

stores data of sizes:-  
Byte, Word, Double word

used for what purpose.

As a 64 bit register

Multi-purpose

RAX Accumulator

RBX Base Index

RCX Count

RDX Data

RBP Base Pointer

RDI Destination Index

RSI Source Index

R8 - R15

Special purpose

RIP Instruction Pointer

RSP Stack Pointer

RFlags









\* Virtual mode oper<sup>n</sup>:- Using the 1st 1MB of memory for oper<sup>n</sup>. This is the default mode in a  $\mu p$

## ★ MODES OF OPERATION



full box  $\rightarrow$  RAX register (64 bit)  
 divide box into 2 halves  $\rightarrow$  One half called as EAX register (32 bit)  
 divide that further into 2 halves One half called as AX (16 bit).


$AX = AH + AL$  (higher order + lower order)  
 $BX = BH + BL$   
 $CX = CH + CL$   
 $DX = DH + DL$



- Whenever ADD is performed, both registers should be of same size.
- Code  $\Rightarrow$  Subtracting  $\Rightarrow$  to access the data

### \* 8 bit registers (list)

- ✓ AH    ✓ CH
- ✓ AL    ✓ CL
- ✓ BH    ✓ DH
- ✓ BL    ✓ DL




After ADD,  
AH remains same  
(AL+AH) gets stored  
as result in AL

eg: AL=3    ADD AL, AH  
      AH=5    AL=8  
              AH=5

### \* 16 Bit registers (list)

- ✓ AX    ✓ IP
- ✓ BX    ✓ FLAGS
- ✓ CX    ✓ CS
- ✓ DX    ✓ DS
- ✓ SP    ✓ ES
- ✓ BP    ✓ SS
- ✓ SI    ✓ FS
- ✓ DI    ✓ GS

eg: ADD DX, CX



### \* FLAGS :- (written before)

- |                   |                   |                           |
|-------------------|-------------------|---------------------------|
| C: Carry flag     | S: Sign bit       | D: Dir flag               |
| A: Auxiliary flag | T: Trap flag      | O: Overflow flag          |
| Z: Zero flag      | I: Interrupt flag | IOPL: I/O privilege level |
| NT:               |                   |                           |



## \* 32 bit registers (list)

EAX, ESP, EBX, ECX, EDX, EBP

eg: ADD ECX, EBX

extended bit Registers

## \* Section 2.2

### REAL MODE MEMORY ADDRESSING

Virtual mode :- Several 1 MB sections of memory co-exist.


Real mode :- Only 1 MB of memory is used.

## \* Segments & Offsets

↳ any memory loc<sup>n</sup> is got by adding segment address & offset address

↳ a section of segment.

eg: Consider a Segment of memory



↳ Implies basically the range of memory loc<sup>n</sup>

✓ Every one of those memory loc<sup>n</sup> is an offset

64 KB segment



\* Way to get memory address :-

Append segment address with a zero & add it to offset address. That gives memory address.  
(done in the beginning of chapter)

\* Default segment & offset registers.

CS : IP

Segment    offset

So, memory address can be found as

CS (0) → zero appended

+ IP

Ans.

Why other combin<sup>ns</sup> of registers :-

SS : SP or BP

DS : BX, DI, SI

ES : DI


} other combin<sup>ns</sup> of registers



To Be Done in MASSEM

# Chapter - 3

## ADDRESSING MODES



### Section 3.1

### DATA ADDRESSING MODES

• MOV INSTRUCTION  
 MOV (AX), (BX)  
 → destim<sup>n</sup> register  
 → source

Note: Nothing happens to data in source register



★ No flags are affected by MOV instruction



★ 64 bit registers

RAX      RBP  
RBX      RDI ★  
RCX  
RDX

★ Note :- The command

MOV (C), AX

→ code segment

(holds only the codes)

So, we cannot move the contents from any register to CS.

Q. Copy contents of CS to DS  
directly not possible : both segment registers  
So, done in 2 steps.

MOV AX, CS

MOV DS, AX ✓

Q. Copy the contents of BX into CX, no. of bits = 32

mov ECX, EBX

Q. Copy contents of BP into SP.

mov SP, BP

Q. Copy contents of CL to byte portion of RB

mov RB[0], CL

→ byte portion



Q Copy word portion of R-10 into BP (base pointer)  
`mov BP, R10W.`

Q Copy contents of accumulator into code segment  
`mov CS, AX` not valid  
 (nothing into CS)

Q CS to DS  $\rightarrow$  not possible in 1 step  
`mov AX, CS`  
`mov DS, AX`

\* Immediate addressing: data is present directly in the instruction (instead of register)

eg: `mov BL, 24`

\* The data can be byte, word &  $\mu$ p double word for 8086-Pentium

eg (2) : `mov AX, #3456H`

$\rightarrow$  This format is rare, but possible

\* Moving a hexadecimal no.  $\rightarrow$  begin with 0 end with H.

\* Moving a character :- eg: `mov BH, 'A'`

Q Copy  $(100)_2$  into AX register

`mov AX, 100B.`



## \* Program writing in ~~MS MASAM~~ MASSEM

- for CS
- MODEL TINY → Directs assembler to assemble program into single CS.
  - CODE →
  - START UP → Indicates start of CS  
→ it'll start with 1st instruction

- for DS & CS
- MODEL SMALL
  - DATA
  - START UP

----- → Start writing Assembly lang. Instructions

- EXIT → exit to DOS
- END ; → end program file  
→ # check if sept to be put or not

\* Labels : Symbolic name for memory loc<sup>ns</sup>

\* OPCODE , OPERANDS

eg: mov BX, CX

\* Comment line : (Begins with ;)

eg: mov AX, 51 ; comment

## \* Direct Data Addressing

Direct Addressing

- ✓ Transfer b/w memory loc<sup>n</sup> to AH, AL, AX or EAX
- ✓ It's 3 bytes sized

Displacement addressing

- ✓ All instructions left come under this
- ✓ 4 bytes



## • Direct Addressing

eg: Suppose a memory loc<sup>n</sup> named NUMBER exists.

Then data can be copied as:-

MOV AL, NUMBER

If we know address of memory loc<sup>n</sup>, then, the data present in memory loc<sup>n</sup> can be copied as:-

MOV AL, [1234H]

Q. Move contents of a memory loc<sup>n</sup> of name DATA to CH

when direct not possible.

Do displacement addressing

eg: MOV CH, DATA

eg: MOV ES, DATA 6

## ★ Register Indirect Addressing

eg: MOV AX, [BX]

Suppose BX has data 1000 & DS has 100

So, append 0 to DS & add to BX

BX 1000

DS 100 + 0

(2000)


This is effective address.

The data from this address gets stored in AX

Note: Some contents must already have been in the address [2000] that gets stored in AX.



✓ 110V AX, 'NUMBER'  
✓ 110V AX, 123BH



• Register indirect addressing doesn't happen b/w memory to memory.

eg Some instructions -

mov [BP], DL ✓  
mov [DL], BH ✓  
mov [DI], [BX] ✗

\* [DI], [SI] or [BX]: If they  $\exists$  in instruction, then final address is got by appending '0' to DS (Data segment)

\* [BP]: If it exists in instruction, then, final address is got by appending '0' to SS (Stack seg)

~~\* If we don't know the size of the data that is being moved~~

\* Suppose we want to use the only a specific portion of the destin<sup>n</sup> address (say, 8 bits out of total 64 bits), then we use pointer.

eg: mov byte ptr [DI], 10H

\* Pointers  $\begin{cases} \rightarrow \text{Byte Ptr} \\ \rightarrow \text{Word Ptr} \\ \rightarrow \text{Quad ptr} \end{cases}$



# ★ ARRAY

Array name  
Data word

Syntax DATAS DW 50 DUP(?)

- CODE
- STARTUP

```

mov AX, D
mov ES, AX
mov BX, OFFSET DATAS
mov CX, 50

```

Again:

for looping

```

mov AX, ES:[046CH]
mov [BX], AX
INC BX      → one increment for count
INC [BX]   → one increment for memory locn
LOOP AGAIN

```

- EXIT
- END

- BX stores starting address of an array (its starting element)
- DI stores loc<sup>n</sup> of every element of array.

## ★ BASE + PLUS INDEX addressing

↳ uses 1 Base & 1 Index register

eg: `mov DX, [BX + DI]`

↳ value of DS appended to zero? Then, BX & DI values added together

$$\begin{array}{r}
 \text{eg: } BX = 1000 \\
 DI = 0010 \\
 \hline
 DS = 100 + 0 = 1000 \\
 \hline
 2010
 \end{array}$$

Contents of 2010 are put in DX

2010 → effective address



• MODEL SMALL

• DATA

```

ARRAY DB 16 dup(?)
       DB 29H
       DB 20 dup(?)
  
```

This is the value we want to refer to in the array

→ extending array

• CODE

• STARTUP

```
mov BX, OFFSET ARRAY
```

```
mov DI, 10H → A locn
```

```
mov AL, [BX + DI]
```

```
mov DI, 20H
```

```
mov [BX + DI], AL
```

• EXIT

```
END
```

### Register Relative Addressing

• Contents of base & index are added to get effective address.

OR  
 • Add contents of displacement address to index or base register.

eg: `mov AX, [BX + 1000H]`

OR                      BASE      DISPLACEMENT

`mov AX, [DI + 100H]`

INDEX                  DISPLACEMENT

Let DS = 0200 append '0' → 02000

DX = 0100                                  0100

Disp = 1000H                      + 1000H

= 3100H → final address



### ★ Base Relative-Plus Index Addressing

↳ Add Base + Index + Displ.

eg: mov AX, [BX + SI + 100H]

let BX = 0020H

SI = 0010H

DS = 1000H

append  
0

0030H

10000H

+ 100H (displ)

= 10130H

Note :- 10130 H will have 8 bit data & AX is 16 Bit. So, value of 10130 & 10131 get stored in AX

### ★ Scaled Index Addressing

eg: mov EAX, [EDI + 2 \* ECX]

↳ X scaling factor with index register or base register.

### ★ RIP addressing

↳ only used by processors manufactured by Intel.

### ⊙ Program Memory Addressing Modes

↳ used in JMP & CALL instruction

Direct


Relative

Indirect

### ★ Direct program memory addressing

↳ similar to goto stmt in C lang





- eg: `JMP [10000 H]`
- Consists of CS (instead of DS)

$$\begin{array}{r}
 \text{CS} \xrightarrow{\text{append } 0} \text{CS} \times 10^4 \\
 + \text{IP} \\
 \hline
 \text{final address}
 \end{array}$$

$\rightarrow$  That is calculated & program jumps to that loc<sup>n</sup>

## ★ Section - 3.2

### PROGRAM MEMORY ADDRESSING MODES

Instructions  $\rightarrow$

★ **Relative Program Memory Addressing**  
 Instructions are relative to IP (Instruction pointer)

eg: `JMP [2]`  $\Rightarrow$  2 Bytes  
 $\Rightarrow$  IP moves by 2 bytes  
 $\Rightarrow$  Jump to the next instruction (after 2 bytes)

```

eg: 1378:1000 EB
     1378:1001 mov BX, 02
     1378:1002 JMP [2]
     1378:1003
     1378:1004
  
```

$\rightarrow$  Jump to this



## \* Indirect Program Memory Addressing

↳ it uses any register → Direct & displacement also

eg: JMP AX jumps to loc<sup>n</sup> address by register AX

## Section - 3.3

### Stack Memory Addressing Modes

- ↳ portion of memory that holds data temporarily.
- ↳ Its LIFO (Last in Last out) memory
- ↳ It has 2 instructions: PUSH & POP
- ↳ Registers used: Stack pointer & Stack segment

eg: PUSH BX → Copies  
Pushes contents of BX into stack (address)

Stack segment  $\xrightarrow{\text{append 0}}$  SS x 10  
+ Stack pointer (SP)  
effective address

eg: POP CX

↳ data is removed from stack & placed into CX

(Address of stack found in the same way as above)

eg: POP F

↳ data removed & placed in flag register

eg: POP FD

↳ same oper<sup>n</sup> as in POP F.

But data is double word



## Ch 3 Problems

Q Suppose,  $DS = 0200H$ ,  $BX = 0300H$  &  $DI = 400H$   
 find memory address accessed by each of the following instructions:

- (a)  $mov AL, [1234H]$
- (b)  $mov EAX, [BX]$
- (c)  $mov [DI], AL$

(a)  $[1234H]$  } Direct Addressing  
 $DS = 0200H \xrightarrow{\text{append } 0} 02000H$   
 $\quad \quad \quad \quad \quad \quad + 1234H$   
 memory add  $\leftarrow$  3234H Ans

(b) Register indirect addressing :-

$BX = 0300H$   
 $DS = 0200H \xrightarrow{\text{append } 0} 02000H$   
 $\quad \quad \quad \quad \quad \quad + 0300H$   
 memory address  $\rightarrow$  [2300H] Ans

(c) Register Indirect addressing

$$DI + (DS \times 10) = 0400H + 02000H$$

$$\text{memory add.} = \text{2400H}$$

contents of AL are put into this loc.







③ Register Relative

$$\begin{array}{r} DS \times 10 = 13000 H \\ + SI = 0100 H \\ + Displacement = 13100 H \\ \hline \text{Ans} \rightarrow 13000 H \end{array}$$

→ Displacement

Micro. & Interfacing Notes - Akshansh



# Chapter - 4

## ★ DATA MOVEMENT INSTRUCTIONS

### Section 4.1 : Machine language

- microprocessor understands only 0/1
- length of instruction: 1 - 13 bytes
- 8086 : operates on 16 bits
- After 3rd version of 8086 till pentium 4 : operates on ~~16~~ 32 bits

#### • 16 Bit Instruction Mode

	Op code	Mode Register Memory	Displacement	for Immediate data
Occupies	1-2 bytes	0-1 bytes	0-1 bytes	0-2 bytes

#### • 32 bit Instruction mode

	Address Size	Register Size			Scaled Index		
Occupies	0-1 bytes	0-1 bytes			0-1 bytes		

extra contents as compared to 16 bit mode.



eg: considering a 16 bit instruction

mov AX, BX → 16 bit registers  
for 32 bit register =

Address size 67

Register size 66 mov AX, BX → 16 bit registers

written if instruction is 16 bit (address/register) & made of oper<sup>n</sup> is 32 bit

eg: mov FAX, FBX

66, 67 won't come, as its a 32 bit instruction

• op code: gives info. of oper<sup>n</sup>

Considering 1 byte of info.



op code

→ tells about data  
W=D: Byte  
W=1: Word/double w  
→ dir<sup>n</sup> of flow of data  
→ when D=1: Dir<sup>n</sup> of flow of data from memory to register  
→ D=0: Vice versa

2 bytes ⇒ 16 bits  
each 8



Info of mode of oper<sup>n</sup>    Info of register    Info of memory/register    (comes before)



## \* MOD

- MOD for 16 bit instruction mode

MOD

00

01

10

11

f<sup>n</sup>  
no displacement

8 bits "

Array # 16 bits "

R/M is a register

Register → memory

- MOD for 32 bit instruction mode

MOD

00

01

10

11

f<sup>n</sup>

no displacement

8 bits "

Array # 32 bit "

R/M is a register

eg: mov AL, [DI] : no displacement

⇒ MOD = 00

mov AL, [DI + 2] : displacement = 2

MOD = 01

(can be represented using 8 bits)

mov AL, [DI + 1000H]

MOD = 10

displ. = 1000H

0001 0000 0000 0000

16 bits represent<sup>n</sup>



## \* REG & R/M when MOD = 11

Code	W=0 Byte	W=1 Word	W=1 Double word
000	AL	AX	EAX
001	CL	CX	ECX
010	DL	DX	EDX
011	BL	BX	EBX
100	AH	SP	ESP
101	CH	BP	EBP
110	DH	SI	ESI
111	BH	DI	EDI

eg: when mode = 11 & code = 100, for 1 byte of data → AH.




Register = CH

Register size & Address size not given

eg: 8BEC H

So, its a 16 bit instruction, not 32 bit




Instruction :- mov BP, SP




\* Note :- 100010 : Its the code for MOV instruction

eg: (66) 8B E8 H



Instr<sup>n</sup> = mov EBP, EAX

eg: (66) 89 CA



mov EDX, ECX


### \* R/M memory addressing

\* 16 BIT R/M → use this table only when MOD ≠ 11


R/M code	(otherwise, if MOD = 11, only see Register table)
000	[BX+SI]
001	[BX+DI]
010	[BP+SI]
011	[BP+DI]
100	[SI]
101	[DI]
110	[BP]
111	[BX]




eg:- op code = 8815




eg: 8A5501



eg: 8A750010H



=> mov [DI + 1000], DH



write higher part first


Then, lower part



### ★ Special addressing mode

- ✓ instructions which have displacement
- MOD = 00
- R/M = 110 } always

eg: mov [1000H], DL




### ★ 32 bit Addressing mode (Selected by R/M)

R/M code	function
000	DS:[EAX]
001	[ECX]
010	[EDX]
011	[EBX]
100	- uses scaled index type
101	SS:[EBP]
110	[ESI]
111	[EDI]

- ★ SS multiply
- 00 = X1
- 01 = X2
- 10 = X4
- 11 = X8


### ★ Scaled Index Byte






denote index register  $\Rightarrow$  32 bit.

eg: 6766 3B048B H





mov EAX, [EBX + 4 \* ECX]




### An Immediate Instruction

eg: mov WORD PTR [BX + 1000H], 1234H





## ★ Segment MOV instruction



★ Note: change here comes in choosing Reg.  
 We have to select it from :-

Code	Segment Reg.
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS
110	X
111	X

★ MOV CS, R/M }  
 or ~~MOV~~ POP CS } Instructions not allowed.

Regarding choice of R/M: choose it from table when MOD = 11.



# SECTION 4.2

## PUSH / POP

related to pushing & popping data from Stack  
 \* Stack behave as LIFO (Last In First Out)

### \* PUSH / POP

- F → Register : contents from 64 bit register pushed to stack/popped from stack.
- O → Memory : contents of memory loc<sup>n</sup> pushed/popped
- R → Immediate : Immediate data → Pushed on stack → POP NOT POSSIBLE
- M → Segment : contents of Segment register : pushed/popped  
 In ES : POP not possible
- S → Flag : Push & pop possible from stack
- All register : Both push & pop both work & registers.

### \* PUSH

Transfer of 2 bytes of data (for 8086)  
 " 2-4 " " (80386-P4)  
 → copies data to stack  
 → source of data → 16 bit  
 → 32 bit

### \* PUSH A :

Copies contents of all registers onto stack (except segment registers).  
 Copying order :- AX, CX, DX, BX, SP, BP, SI & DI.

### \* PUSH F :

Copies contents of flag register onto stack.

### \* PUSH AD :

Copies contents of 32 bit registers (80386-P4)

for 2 byte data

\* Basically, MSB moves to loc<sup>n</sup>, pointed by (SP-1)  
 LSB moves to stack, pointed by (SP-2)



So, for 2 bytes of data, SP is decremented by 2.  
 Similarly, for 4 bytes of data, SP is decremented by 4.  
 • when data is present in register.

eg for instruction: PUSH EAX.

say, Data: 6A B3

SP = 0800

SS = 0300

So,  $[(SS \times 10) + SP] \rightarrow$  gives loc<sup>n</sup> of stack.

So, now,  $03800 - 1 = 37FF$  : loc<sup>n</sup> of AH  
 (i.e. 6A).

$03800 - 2 = 37FE$  : loc<sup>n</sup> of AL  
 (i.e. B3)

for immediate data :- PUSH : 16 bits  
 PUSH(D) : 32 bits data  
 ↳ double.

↳ when range of value: Opcode:  
 00 - FF 6A H  
 0100 - FFFF 68 H

eg: for immediate data  $\rightarrow$  8  
 Range  $\rightarrow$  2 bytes (00 - FF)

So, opcode = 6A

hence, we get 6A 08

eg: PUSH (1000)H

It's of 4 bytes

opcode 68 (0010) H

↳ write L first, then H.

eg: PUSH 'R'  
 ASCII value of R gets pushed.



\* Note: POP CS not possible  
 default code of memory  
 cannot be changed.

POP

→ Data popped out from stack & put into register, memory, segment, flag.

→ \* POPF : Removes data from stack & puts in flag.  
 Double

→ \* POPFD : 32 bit data <sup>removed</sup> from stack & put into flag.  
 all

→ \* POPA : Data removed from stack & moved to registers :-  
 Order: DI, SI, BP, SP, BX, DX, CX, AX

eg: POP BX → 2 bytes

Last 9th, first out of stacks → That value (2 bytes)  
 1st byte goes to BL & 2nd byte goes to BH.

\* (The loc<sup>n</sup> of that value is given by SP)

eg: SP = 0000H, SS = 1000H. So, loc<sup>n</sup> = (SS × 10) + SP

So, value stored in loc<sup>n</sup> 10000 goes to BL  
 & that stored in loc<sup>n</sup> 10001 goes to BH.

→ Pointed by SP.

→ \* POPAD : 32 bit data removed from stack & moved to all registers  
 → order as in POPA.

\* Format for Stack Initializ<sup>n</sup> in MASM

$$\begin{matrix} * & \{ & \text{STACK-SEG} & & \text{SEGMENT STACK} \\ & & & & \text{DW } 100\text{H} & \text{DUP(?) } \\ & \text{(MI)} & \{ & \text{STACK-SEG} & \text{ENDS} & \end{matrix}$$

→ size of stack



★

★ Note :- If stack is not initialized & PUSH/POP instruction is used, a default stack, called as PSP (Program Stack Prefix) will be used, which has 128 bytes of memory. ∴ no error in execution

Puffin

Date \_\_\_\_\_  
Page \_\_\_\_\_

(M2)

- MODEL SMALL
- STACK 100H

→ Stack Initializ<sup>n</sup>

★ Note :- We know

$$\text{Memory address} = (\text{SS} \times 10) + \text{SP}$$

or, actual add.

So, i/ly, given memory loc<sup>n</sup>, say, 10000,

$$\text{SS} = 1000$$

$$\text{SP} = 0000$$

★

Section 4.3

↳ LOAD EFFECTIVE ADDRESS (LEA)

\* ∴ 2 types of instructions

LEA

✓ registers have offset address

LDS, LES

✓ registers have effect address

, but, LDS, LES

↳ Data Segment

↳ Extra Segment

also have segment address.

eg : LEA AX, NUMB

AX is loaded with offset address of NUMB

i/ly, LEA DI, LIST



\* A memory has diff<sup>t</sup> segments  $\rightarrow$  CS, SS, DS  
The address b/w any segment is called offset address.

Q. LEA BX, [DI] : address of DI goes to BX  
MOV BX, [DI] : contents of address of DI  $\rightarrow$  BX

Q. LEA BX, LIST  $\equiv$  MOV BX, offset LIST

\* LEA used for copying address to register  
(although slower than MOV instruction)

$\rightarrow$  LEA BX, NUMB  $\equiv$  MOV BX, offset NUMB

$\rightarrow$  LEA BX, [DI]  $\neq$  MOV BX, offset [DI]

$\rightarrow$  not possible

Q. Instruction: SI, [BX + DI]

BX = 1000H  $\rightarrow$  address

DI = 2000H

What is there in SI?

SI = BX + DI = 3000H

suppose: BX = 1000

DI = FFFF

SI = 0F00

} such an addition,  
called as

MODULO-64K SUM

Q. WAP to exchange contents of BX & CX

$\exists$  2 memory loc<sup>ns</sup> DATA1 & DATA2.

Contents of SI  $\rightarrow$  BX, DI  $\rightarrow$  CX

Given: load SI with address of DATA1

load DI with address of DATA2



eg. 4.3

- CODE
- STARTUP.

```
LEA SI, DATA 1  
LEA DI, DATA 2.  
mov BX, [SI]  
mov CX, [DI]  
mov AX, BX  
mov BX, CX  
mov CX, AX
```

} See ALITER also  
for textbook

```
• EXIT  
END.
```

★ For \* LDS, LES, LFS, LGS, LSS : MOD=11 is not used.

Sel : Ex-4.4 from textbook

## Section - 4.4

### STRING DATA TRANSFERS

String Instructions :-

LODS

STOS

MOVS

INS

OUTS

String Instructions

While dealing with flags, D, DI, SI : regd.

→ D : Dir<sup>n</sup> flag

: only for string instruction .

: D = 0 : auto increment

D = 1 : auto decrement .



\* Further Instructions : STD : Set dir<sup>n</sup> flag ( $D=1$ )  
 CLD : Clear dir<sup>n</sup> flag ( $D=0$ )

\* In String Data Transfer.

↳ when data is

Contents of SI/DI  
 incremented / decremented

1 B

by 1

Word

by 2

Double

by 4

\* DI : access ES

\* SI : access DS.

\* ~~LOA~~ LODS:

loads AL, AX or EAX with data  
 stored in DS.

↳ If  $D=0$  : SI increments.

$D=1$  : SI decrements.

eg: , if data is 1 B,  $D=0$   $\rightarrow$  SI  $\rightarrow$  SI+1

↳ LODS B : AL selected ..

↳ LODS W : AX selected .

↳ LODS D : EAX selected .

↳ LODS Q : RAX selected .



# Section - 3.4 (continued)

## § STOS (opposite fn as that of LODS)

↳ It will store the contents of AL, AX or EAX at extra segment.

↳ Extra segment is always addressed by DI  
↳ Data segment is always addressed by SI  
i.e. ES: [DI]  
DS: [SI].

- STOS B (Byte) ES: [DI] = AL
- STOS W (Word) ES: [DI] = AX
- STOS LIST ES: [DI] = AL

Repeat instruction → REP STOS B (If LIST is a byte)

## § \* MOVS: Transfer is b/w data segment & extra segment.

\* B/w segment register & Memory to memory  
DS: [SI]  
ES: [SI]

- MOVS B ES: [DI] = DS: [SI]
- MOVS W
- MOVS D → Double word
- MOVS Byte 1, Byte 2.



§ INS → Input  
 → String  
 → Data is transferred from i/o device to ES: [DI].  
 → DX: always holds the ADD of i/o device. → address  
 ES: [DI] = [DX]

opposite of INS

§ OUTS addressed by SI  
 → INSB  
 → INSW  
 → INS LIST  
 Data from memory (DS) is put into i/o device.  
 Instructions: - OUTSB [DX] = DS: [SI], OUTSW, OUTSDATA7

★ Miscellaneous data transfer Instructions:

- ✓ XCHG → Exchange contents b/w Registers & Memory loc<sup>n</sup>
- ✓ IN & OUT
- ✓ MOVSX & MOVZX → Zero extension
- ✓ BSWAP → sign extension
- ✓ CMOV → Byte → swap

eg Instructions →  
 XCHG AL, CL  
 XCHG CX, BP  
 XCHG AL, DATA2

✓ IN & OUT

↳ Similar to INS & OUTS.  
 ↳ In them, data is string. Here, nothing like that  
 ↳ IN

↳ Fixed Port Addressing      ↳ Variable port Addressing  
 ↳ Port no. 8

Sample instructions: -  
 IN AL, P8  
 IN AX, P8  
 OUT P8, AL  
 OUT P8, AX

★ example 4.12 : Imp.



## ✓ MOV SX & MOV ZX

↳ eg: MOV SX CX, BL

Suppose BL = 10001111

BL → 8 bits, CX = 16 bits

So, what goes to CX?

extend BL by adding 8 more bits.

Where, the values of the 8 bits depends on value of MSB of BL

ie, if BL = 0100011 <sup>extension</sup> (1111 1111) 01100011  
 01100011 (00000000) 01100011

\* MOV ZX: In zero extension, the extended bits are '0' always.

## ✓ BSWAP

↳ for 32 bits of data ⇒ 4 bytes of data

So, swapping done as:-

1st byte swapped with 4th byte

2nd byte " " 3rd byte

eg: BSWAP EAX

If EAX = 00 11 22 33 H (initially)

After instruction :-

EAX = 33 22 11 00 H

## ✓ CMOV → mov.

↳ depends on the initial/previous cond<sup>n</sup>

↳ Instructions:- CMOV(B) → Below zero value

CMOV(AE) → Above & equal to zero value

CMOV(Z) → Zero value



\*  $\mu p$  handles  $\approx 32,000$  instructions of  $Add^m$

# Chapter - 5

## ARITHMETIC & LOGICAL INSTRUCTIONS

### Section - 5.1

#### Add<sup>m</sup>, Subtraction & Comparison

- 1) Register Add<sup>m</sup>
- 2) Immediate add<sup>m</sup>
- 3) Array add<sup>m</sup>
- 4) Increment add<sup>m</sup>
- 5) Add<sup>m</sup> with carry

Compares contents of 2 registers.  
eg: `CMP BL, AL`

\* NOT POSSIBLE

- ↳ Add<sup>m</sup> b/w:
  - ✓ Memory loc<sup>ns</sup>
  - ✓ Segment Registers

D Register Add<sup>m</sup>

eg: `ADD CX, BX`

Some types as that of Add<sup>m</sup>

\* Another types: Comparison & Exchange  
i.e., comparing & exchanging the result

Source & destin<sup>n</sup>

\* Only changes seen are changes in FLAGS (except Interrupt & Trap flag).

2) Immediate

eg: `Add DL, 33H`

3) Array Add<sup>m</sup>

- eg: `Add AL, array[SI]`
- `Add AL, array[SI+2]`
- `add AL, array[SI+4]`

adding diff<sup>t</sup> elems. in an array



### 4) Increment Add<sup>n</sup>:

↳ contents of register incremented by 1

```
eg: INC BL  
     INC SP
```

✓ BYTE PTR }  
 WORD PTR }

These are used  
in case we want to  
increment memory loc<sup>ns</sup>

```
eg: INC BYTE PTR [BX]
```

### 5) Add<sup>n</sup> with Carry

```
eg: ADC AL, AH
```

↳ when data in instruction is > 16 bits.

Here, in above instruction,  
AL + AH + C gets stored  
in AL

eg: XADD = Add<sup>n</sup> is performed, but contents of dest<sup>n</sup> goes to source register  
(80486 - Pentium 4)



# Section - 5.2

## \* Multiplication & Division

→ Multiplic<sup>n</sup> done b/w Reg & Reg. or Reg. & Memory loc<sup>n</sup>.

→ Data → 8  
 → 16  
 → 32 bits.  
 → Signed  
 → Unsigned integer.

→ Instruction :- MUL : Unsigned  
 IMUL : Signed

## \* Multiplic<sup>n</sup> of

multiplier	Data is of	Product stored in
8 bit x 8 bit		16 bits
16 x 16		32
32 x 32		64

eg: for instruction mul CL

→ AL x CL happens  
 → Result gets stored in AX always.

eg: IMUL DX

→ 16 bit data, Result is 32 bits, get stored in DX-AX

eg: MUL BYTE PTR [BX]

→ contents in memory loc<sup>n</sup> shown by BX gets multiplied to AL. Result → AX

eg: MUL ECX <sup>32 bit</sup>

64 bit result, gets stored as EDX-EAX  
 MSB    LSB



Q. Multiply 10 & 5. Result is 50. Store the result in DX.

```

• model tiny
• code
• startup
mov al, 5
mov bl, 10
mul bl
mov dx, ax
• exit
end
    
```

Q. Multiply the contents of DS  
mul DS

```
mul WORD PTR [SI]
```

∴ data is word, DS will be indexed by SI.

\* Division :

8 bit division : No. to be divided is converted to 16 bits & then divided.

eg:  $(8) \div (2) = (4)$   
 Dividend                      Divisor                      Quotient

Divident  $\xrightarrow{\text{converted}}$  16 bits  $\xrightarrow{\text{stored}}$  AX.

After division: Quotient  $\rightarrow$  AL & Remainder  $\xrightarrow{\text{stored}}$  AH  
 (Note: AX is over written)



16-bit division:

Just like for 16 bit multiplication,

Dividend gets stored in DX-AX (for making 32 bit)  
data is converted as

Unsigned  
extension as  
MOVZX

Signed.

extension done as  
MOVSB.

Converted using

CBW → convert Byte to word

CWD

→ convert word to double word.

Q Divide -100 by 9

-100 gets stored in DX-AX  
9 gets stored in CL

H L  
00 00

\* Instruction:

MOV CL, 9 → 8 bits.

MOV AX, -100 → (The data is converted to 32 bits & transferred to DX-AX AUTOMATICALLY)

CWD

IDIV CX

→ data from DX-AX is accessed, divided by CX & then stored in AL & AH.

**ALWAYS**  
\* Transfer divisor to CL/CX



Q Divide the contents in SI  
 Instruction :- IDIV SI

## § Section - 5.3

### BCD & ASCII ARITHMETIC

\* BCD ADJUST INSTRUCTIONS reqd to confirm that result is in BCD form.

- DAA : Decimal Adjust after Addition
- DAS : Decimal Adjust after Subtraction

→ as the name says, its used after "add" instruction after carry, add "

→ it functions ONLY in AL register

→ eg. ADD BCD 1234 with BCD 3099  
 Code.

```
mov DX, 1234
```

```
mov BX, 3099
```

```
mov AL, BL ( " DAA only frs with AL)
```

```
add AL, DL (ie, first 8 bits of BX & DX are
```

```
DAA added)
```

```
mov AH, BH (next half)
```

```
add AL, DH
```

DAA → to confirm that result is in BCD form.



• DAS : result gets stored in AL always.  
 → works the same way as DAA

eg : SUB BCD 4321 with BCD 3077  
 Store result in CX

Code :  
 mov DX, 4321  
 mov BX, 3077  
 mov AL, DL  
 sub AL, BL  
 DAS  
 mov CL, AL  
 mov AL, DH  
 sub AL, BH  
 DAS  
 mov CH, AL

### ★ ASCII ARITHMETIC INSTRUCTIONS

→ (adding) ASCII nos., result should be in ASCII.  
 ↳ or any oper<sup>n</sup>

→ Decimal : 0-9 ; ASCII : 30-39

→ Instruction types :

- AAA : Ascii adjust after addition
- AAD : ASCII adjust BEFORE division
- AAM : Ascii adjust after multiplica<sup>n</sup>
- AAS : " " " subtraction

• AAA :

eg. adding 31 & 39.

Result is 6A (not an ASCII), so,  
 convert it to ASCII. So, use AAA instruction  
 & ADD 3030 to result.



31  
 + 39

6A → not an ASCII

≡ 10

→ get stored at 0100

to get equivalent ASCII,

S1) use AAA

S2) add 3030 to 0100 = 3130

Code :-

MOV AX, 31

ADD AL, 39

AAA

ADD AX, 3030

AH AL

030

0309

± 01

030A

333A

0031

0039

31

+39

6A

↓

01101010

#

eg: If result is 23 ≡ 0203

Ans. in ASCII = 0203

3030

3233

ie sth like

32-33

(within range of

30-39)

• AAD

eg: Code :- MOV BL, 9

MOV AX, 702H

AAD

DIV BL



## § Section 5.4

### BASIC LOGIC INSTRUCTIONS

→ all flags get affected.

→ Instructions:

→ AND: Performs logical Multiplication


If A, B are i/p & A AND B is o/p

Truth table :-

A	B	AND (X)
0	0	0
0	1	0
1	0	0
1	1	1

→ Memory to Memory } 2 modes NOT used  
 Segment Addressing } by AND instruction

GATE



(costly)

→ Instruction  
 AND BX  
 (very cheap)

### \* MARKING:

Clearing the bits in binary no.

eg. data is 3135

To mask leftmost BITS of data

So, mov BX, 3135

→ 0011 0001 0011 0101

Leftmost bits of BH & BL

Instruction :- AND BX, 0F0F

Result in BX :- 0000 0001 0000 0100

Masked ✓



→ also called Inclusive OR

→ **OR** : Performs logical addition

or 2 i/p, A & B, the truth table

A	B	A+B (A OR B)
0	0	0
0	1	1
1	0	1
1	1	1

→ Memory to memory segment register } These addressing modes are not allowed.

```

eg: mov AL, 5
     mov BL, 5
     ror BL
     AAM
     OR  AX, 3030
    
```

: to make to ASCII.

%D = BL gets stored the value of 35, as: 0305  
 + 3030  
 ASCII value ← 3335

→ Exclusive -OR (odd parity)

A	B	A⊕B
0	0	0
0	1	1
1	0	1
1	1	0

Truth table

→ Segment register addressing modes not allowed.



**\* Instruction :**

- AND - Clears bits → making 1.
- OR - Sets the bits
- XOR - Complement the bits.

Q. Make contents of a register, say CH as zero using XOR gate :-

Instruction: XOR CH, CH : 2 Bytes ✓  
 (MOV CH, 00H) : 3 Bytes Preferred

**\* Test & Bit Test Instructions**

- Tests a bit being 0 or non zero
- Result of test instruction : shown in Zero flag  
 eg: suppose the 4th bit in CX register is 0. So, test bit shows 1 & Zero flag also shows 1
- checking is done by AND operation, but, difference is, that the value of registers don't change. Only flag bits change
- Test instruction is followed by JZ & JNZ instructions (JZ: Jump if zero, JNZ: Jump if not zero).
- To test : <sup>Right</sup> ~~left~~ most bit : TEST AL, 1  
 JNZ RIGHT.
- Left bit : TEST AL, 128  
 JNZ LEFT.

overall, they test whole of AL




- \* Diff<sup>t</sup> types of BIT TEST Instructions : ↑
- ✓ BT : Test the bit for zero ; eg: BT AX, 4
  - ✓ BTC : Test the bit for zero & Complement it
  - ✓ BTR : Test the bit & Reset it
  - ✓ BTS : Test the bit & Set it to 1.

eg: BTS AX, 4

↳ The 4th bit will be tested & it will be set to 1.

\* NOT & NEG :



1's complement done of contents of CX

2's complement done of the contents of CX

SECTION - 5.5

SHIFT & ROTATE


- Instructions in which contents of register/memory loc<sup>n</sup> is moved.
- Instructions used to control the i/o devices



# ★ SHIFT Instruction

SHR      SAR      SHL      SAL

Logical shift  
 Just like done in digital design.



- Shift left  $\times 2$
- Shift right  $\div 2$

eg: consider  $1010 \equiv 10$   
 $0100 \equiv 4$   
 $16 + 4 = 20 = 2 \times 10$

Q Write instruction to shift contents of DX, 14 times  
 SHL DX, 14

- The no. of times the shift has to be done is written in 2 ways:-

<pre>mov CL, 14 SHL DL, CL</pre>	<pre>SHL DX, 14</pre>
<p>check <del>or</del> DX, CL</p>	
<p>(use of <u>CL</u> register)</p>	<p>(use of data directly)</p>

★ Double precision shift:  
 3 operands in the instruction (instead of 2, as above)  
 eg SHR D AX, BX, 12



AX - shift right by 12 position

Rightmost 12 bits of BX go into leftmost 12 bits of AX

Q. Shift left 16 bits of BX & leftmost bit of CX → Rightmost of BX (16)

eg :- SHLD BX, CX, 16

Check #

eg, say :- BX = 1111 1111 1111 1111  
Then: SHR BX, 16


↓  
o/p :- BX 0000 0000 0000 0000

★ ROTATE Instruction :-

Rotates the contents of register or memory loc<sup>n</sup> from one end to the other.

- ROL - Rotate from left end
- RCL - Rotate from left end & entering from carry flag
- ROR - Rotate from right end
- RCR - Rotate from right end & entering from carry flag


RCL



ROL




RCR





ROR



eg, ROL SI, 14

↳ SI contents rotate left by 14 places

eg: mov AL, FOH → AL = 1111 0000

mov BL, 8FH → BL = 1000 1111

add AL, BL AL = 0000 1111

ROL AL, 4

(o/p for ROL AL, 4)

(o/p for ROL AL, 8)

① 1111 0000

① 0000 1111

### \* BIT SCAN Instruction

Contents of each register is scanned for the 1<sup>st</sup> ONE BIT

✓ Searching / scanning done from

↳ left to right

↳ Right to left

BSF

BSB

(Bit Scan Forward)

(Bit Scan Backward)

eg: BSF EBX, EAX

opposite of BSF

Contents of EAX are

searched. The 1<sup>st</sup>

bit found → Its pos<sup>n</sup>

goes to BX.



## ☆ Section - 5.6

### STRING INSTRUCTION

← String Scan  
 Extra Segment (ES)  
 A block of memory is compared with contents of AL, AX or EAX

String Compare  
 2 memory loc<sup>ns</sup> are compared.  
 ✓ Accompanied by REPE or REPNE

• Depending upon size of contents :-

- SCASB  
AL compared with ES
- SCASW  
AX with ES
- SCASD  
EAX with ES

• Depending on its size,

CMP SB  
 CMP SW  
 CMP D.

eg :-  
 REPNE CMPSB

Instructions accompanied by

REP E → Repeat equal  
 REP NE → Repeat not equal.

eg: REPE SCASB

Note :- Content is NOT present in ES (to compare). The content is present in

(DI \* 10 + ES.)



## Chapter - 5

## SUMMARY of Instructions

WAY to write : Instruction Destination, Source

5.1.

ADD : Addition

INC : Incremental addition

ADC : Addition with carry

↳ carry bit is added with result of add<sup>m</sup>

SUB : Subtraction

DEC : Decrement

SBB : Subtraction with borrow

↳ carry flag having borrow is subtracted from the result of subtraction.

CMP : compare instruction (a type of subtraction)  
: change comes only in flag bits

CMPXCHG : compare &amp; exchange

CMPXCHG Destin<sup>n</sup>, Source

Contents of source = contents of AX

Contents of source  $\neq$  Contents of AX

Contents of destin<sup>n</sup>  $\rightarrow$  copied to AX

Contents of source  $\rightarrow$  copied to AX

5.2.

Way to write : Instruction Source

MUL : Multiplic<sup>n</sup> (unsigned)IMUL : Multiplic<sup>n</sup> (signed)

↳ AX multiplied by source  
↳ contents stored in AX

↳ destination is

always AL, AX or

DX-AX, EDX-EAX

↳ for 32 bit

DIV : Division (unsigned)

IDIV : Division (signed)

↳  $AX \div \text{source}$

↳ quotient : AL & remainder stored in AH.

\* Use of instruction :

MOVZX : for unsigned } reg<sup>d</sup>

CBW : for signed nos. } in program



5.3

DAA : decimal adjust after addition

DAS : decimal adjust after subtraction

AAA : ASCII adjust after add<sup>n</sup> : } Add 3030 to  
ABD : ASCII adjust after division } make ASCII  
AAM : ASCII adjust after multiplic<sup>n</sup> }  
AAS : ASCII adjust after subtraction }



# Chapter - 6

## PROGRAM CONTROL INSTRUCTIONS


Instructions directing flow of program.

step by step

skipping instruction

\* Such skipping or flow of instructions is seen in:-

- Compare
  - ✓ Test
  - ✓ Jump
- Instructions



## Section - 6.1 : THE JUMP GROUP

\* Jump :

allows programmer to skip sections of a program & branch to any part of the memory for next instruction.

### \* UNCONDITIONAL JUMP

SHORT jump

- 2 bytes instruction
- allows jump within +127 bytes to -128 bytes of memory

called as Intra segment

NEAR jump


- 3 bytes instruction
- $\pm 32$  KB is allowed range (within Code Segment)

FAR jump


- 5 bytes
- Jump anywhere within real memory seg.

called as Intersegment (not limited only to Cs)





Relative jumps  
∴ they can be moved along with related software to any loc<sup>n</sup>.



### \* Short Jump

\* Jumps occurs :-

$$\text{Displ.} + \text{IP} = \text{Jump address.}$$

→ meaning, the no. of the instructions, as seen in code view.

\* Instruction: `JMP SHORT _____`

eg: Consider the instruction  
`0009 JMP NEXT`

IP

If Displ. = 0007,

$$\begin{aligned} \text{the new jump address} &= 0009 \\ &+ 0007 \\ &= \underline{0010} \end{aligned}$$

```
eg: MOV AX, 1
     ADD AX, BX
     JMP SHORT NEXT
```

NEXT: MOV BX, AX



• Self: example 6.2, 6.3.

### ★ Near Jump :-

Same as far jump, distance is more  
Displacement :- 16 bit signed no.

★ Instruction :- ~~JMP~~ JMP

$$\text{Jump address} = \text{Signed Displacement} + \text{IP} + (\text{CS} \times 10)$$


- relative jump
- relocatable jump

Instruction pointer

✓ Actual address =  $(\text{CS} \times 10) + \text{IP} + \text{Displ.}$   
→ where the instruction goes.

★ Self: example 6.2

★ 3 bytes  $\Rightarrow$  it needs 3 bytes to write instruction



### ★ Far Jump :-

5 bytes of instruction

- 2nd & 3rd byte : Offset address
- 4th & 5th byte : Segment address.



eg :

A3
00
01
27
JMP

} 5 bytes used for Far Jump.  
 Segment Add = A300  
 Offset add = 0127.

$$\text{Jump Address} = (\text{Segment Add}) \times 10 + \text{Offset add}$$

\* Instruction :- JMP FAR \_\_\_\_\_

### JUMPS WITH REGISTER OPERANDS

- register 16/32 bit
- an indirect jump.

Self: example 6.4.

### Indirect Jumps using an Index

JMP TABLE [SI]

- makes use of '[ ]'
- '[ ]' : refers to memory loc<sup>n</sup> so that the instruction can directly access jump table.



- The address is referred to SI or DI
- Its indirect jump ( $\because$  address is calculated)
- Its either short or near. (If far, it'll be written in instruction as FAR PTR)

### \* Conditional Jump & Conditional Set

↳ jumping to particular loc<sup>n</sup> based on cond<sup>ns</sup>

- like
- JG : Jump if  $>$  : for signed
  - JA : Jump if above : for unsigned nos
  - JB : Jump if below

Flags : S, Z, C, P, O

↳ These flags are tested in the cond<sup>nal</sup> jump.

Table 6.1

Range		Range
Signed (-128 to +127)	D i f f e r e n t  I n s t r u c t i o n s	Unsigned nos (0 to 255)
JG		JA
JL		JB
JGE		JAB
JLE		JBE
JE		JE
JNE		JNE

### • Conditional Set

The instruction sets a byte to 01 or, clears a byte to 00.

Self

Table 6.2 :- Different (Set) instructions



eg : SETNC MEM

↳ a label named MEM has the value set to 01 when  $\nexists$  no carry (i.e.  $C=0$ )  
00 when  $\exists$  carry. (i.e.  $C=1$ )

## § LOOP Instruction

↳ combin<sup>n</sup> of 2 things :

- decrement CX

- JNZ

↳ cond<sup>nal</sup> jump

S1) If  $CX \neq 0$ , it jumps to the address indicated in the instruction.

S2) for  $CX = 0$ , the next instruction follows.

## \* CONDITIONAL loops.

↳ A loop instruction with a cond<sup>n</sup>

LOOPE : loop if equal to

LOOPNE : loop if not equal to



# Section - 6.2


## CONTROLLING THE FLOW OF PROGRAMS.

Instructions : The DOT COMMANDS :

- IF
- ELSE
- ELSEIF
- ENDIF (end the if stmt)
- WHILE
- ENDW (end of while cmd)
- BREAK
- CONTINUE

### \* .IF Command

↳ Relational operators used with .IF :



ex. 6.9, 6.10, 6.13 : self

### \* .BREAK & .CONTINUE

↳ used with .IF & .WHILE instructions

### \* REPEAT-UNTIL loop.

- REPEAT (Start of the loop)
- UNTIL (end of loop which holds the cond<sup>n</sup>)

(Just like :- do . . . } Instruction in  
 while } C lang.

### \* .UNTILCXZ

Use of CX register as a counter to repeat a loop fixed no. of times.



# Section - 6.3



## PROCEDURES :

- A set of instructions to perform a task (Just like Functions in C lang.)
- after task is over, control goes back to program.
- It's a reusable section of software that is stored in memory. It can be used & reused any no. of times.
- Disadvantage : Takes time to like & return back.
- Syntax :

Begins with : PROC  
 Ends with : ENDP

### Types

**NEAR**  
 (Intrasegment)

b/w the same segment.

**FAR**

(Intersegment)

b/w diff't segments

\* RET : Return cmd (used for NEAR & FAR both)  
 (To return back to program).

↳ RET of near NEAR uses CBH opcode  
 FAR uses CBH opcode.

- for NEAR, RET removes 16 bit no. from stack & places it in IP to return.
- for FAR, RET removes 32 bit no. from stack & places it in IP & CS to return.



- address of the next instruction goes to the IP  $\rightarrow$  for NEAR.
- address of next instruction as well as CS is used (put in IP)  $\rightarrow$  for FAR.
- o when the work is 'global' : FAR
- o 'local' : NEAR.

## § CALL:

Transfers the control / flow of program to procedure

$\rightarrow$  Diff b/w Jump & call:

CALL saves return address on the stack.

Types

NEAR call

- 3 bytes long

$\rightarrow$  1<sup>st</sup> byte : opcode

2<sup>nd</sup> & 3<sup>rd</sup> byte : displacement

S1) On execution, offset address of next instruction is pushed to stack

S2) Offset address of next instruction appears in IP

S3) After saving this return address, it then adds the displacement from bytes 2 & 3 to the IP.

FAR call

- 5 bytes long

$\rightarrow$  2<sup>nd</sup> & 3<sup>rd</sup> byte :

have the new IP



$\rightarrow$  4<sup>th</sup> & 5<sup>th</sup> byte :

have the new CS

$\rightarrow$  1<sup>st</sup> byte : opcode



## eg for FAR CALL




$CS \times 10 + IP$   
 $\Rightarrow CS = 1000$   
 $IP = 0000.$

\* CALLS with register operands:

eg. CALL BX

\* CALLS with indirect memory addresses

eg. CALL TABLE[BX]





# Section - 6.4

## Q Introduction to INTERRUPTS :-

↳ It can be a hardware call or software call.  
✓ Program is interrupted by calling Interrupt Service Procedure (ISP) or Interrupt Handler.

### • Software Interrupts :-

3 types of CALL instructions :-

INT

INTO

INT 3

### ✓ Interrupt Vectors :-

- 4 byte no. : using them interrupts the program
- Stored in first 1024 bytes of memory
- First 2 bytes contain IP & last 2 bytes contain CS.
- Around 256 interrupt vectors are present, each of which contains address of ISP.

### • Interrupt vector table

from Table 6.4

Interrupt vector no.	Address	MP	fn
0	0H - 3H	ALL	Divide Error
6	18H - 1BH	80186 - Core 2	Invalid opcode
C	30H - 33H	80386 - Core 2	Stack fault

### \* Software Interrupt :-

→ INT

2 bytes long

eg. INT 10H

↳ memory loc<sup>n</sup> = 10 × 4 = 40H



→ IRET/IRETD :

- pop stack data into IP
- pop stack data back into CS
- IRET : 16 bits
- IRETD : 32 bits

→ INT 3 :

- designed as a break pt, for breaking flow of software.
- 1 byte instruction.

→ INT 0 :

- Tests an overflow flag
- If  $OF = 0$  : Interrupt occurs
- $OF = 1$  : no operr<sup>n</sup>

Self \* Interrupt Service Procedure

Q Develop a short sequence of instructions that uses REPEAT-UNTIL construct to copy the contents of byte sized memory block A to byte sized memory block B, until 00H is moved.



# \* MACRO :-

A group of instructions that perform a certain task.

- It is inserted in a program at the pt. of usage by ASSEMBLER.
- There is no need to 'call' a Macro (as is reqd for a procedure).
- It is created in the same way as a new of code is created.
- ends with ENDM.

To begin a macro: keyword: MACRO

ex :- ADDSTR MACRO SUM, TOTAL

↳ name of macro      ↳ keyword      ↳ Variables.

```

ADD AX, BX
MOV AX, CX
ENDM

```

↳ written in the beginning  
 Now, whenever ADDSTR is used in a program, all these instructions are executed.

\* There is no change in IP & moving/calling is not there. So, macro is faster over procedure.

✓ On writing name of macro, the instructions of macro are copied into program by assembler.



name of macro

```

eg. MOVE MACRO A, B
      PUSH AX
      MOV AX, B
      MOV A, AX
      END M
  
```

writing  
Macro

macro  
used.

```

MOVE VAR1, VAR2
0000 50 1 . PUSH AX
0001 A1 1 MOV AX VAR2
0004 A3 1 MOV VAR1, AX
0007 58 1 POP AX
  
```

will be treated  
as A, B &  
instructions  
will execute  
as shown.

They are  
written  
instead of  
A & B.

→ This is automatically copied & executed as soon as  
**MOVE VAR1, VAR2** is written.



# Section - 8.2

## USING KEYBOARD & VIDEO DISPLAY

- how to use keyboard and video display connected to PC in a program.

\* Reading values / keys from keyboard in a DOS program

↳ use of a fn :- Interrupt

↳ INT 21H

\* Reading a key with an echo

→ means, we'll get the display

name of proc.

display

KEY PROC FAR

read & echo a char.

calls a procedure that processes DOS fn calls

{ MOV AH, 1 } directs the user to  
{ INT 21H } enter value from keyboard  
(1th like scanf in C)

OR AL, AL } clearing AL

JNZ KEY 1

INT 21H

STC } set carry → If C=0, or C=0,

KEY 1 :

RET

END P

then, the meaning of a carry is understood.



\* Just like C lang. has printf & scanf, in assembly language :-

printf : mov AH, 2  
INT 21H  
↳ The value gets stored in DL & displayed

scanf : mov AH, 1  
INT 21H  
↳ The value gets stored in AL (which is inputted by user).

\* When value is stored, it is always taken as ASCII value. This value is

- Extended ASCII : If C = 1
- Normal ASCII : If C = 0.

\* Reading a key without a display ≡ Echo

↳ fn call no. = 06H.

eg: keys proc near

mov AH, 6

mov DL, 0FFH

int 21H

JE keys

} the instructions that will read a char.



```

    ↓
    OR AL, AL
    JN Keys1
    INT 21 H
    STC
  
```

\* Note: for reading a key without display:

```

    MOV AH, 6
    MOV DL, 0FFH
  
```


} necessary

```

    Keys1:
    set
    Keys endp
  
```

Read an entire line with an echo

- for call no. for reading entire line: 0A H.
- reads upto 255 characters read from keyboard.
- It'll continue to accept character until 0DH is typed.
- DS:DX addresses the keyboard buffer.  
address stored in buffer.



eg: • model small  
• data

```

    BUF1 DB 257 DUP(?)
    BUF2 DB 257 DUP(?)
  
```

• code  
• startup  
↓



```

    ↓
    mov BUF1, 255
    mov DX, offset BUF1
    call Line
    
```

```

    MOV BUF2, 255
    mov DX, offset BUF2
    call Line
    exit
    
```

Line Proc Near

```

    mov AH, 0A H
    int 21 H
    Ret
line endp
END
    
```

Writing to the video display with DOS functions :

↳ Displaying one ASCII character :

↳ fn call no :- 02 H or 06 H .

↳ display 1 char. at a time

:- 09 H

↳ display entire string of char.

combin<sup>n</sup> of them  
 moves the cursor  
 to next line at left  
 margin of the screen

:- 0D H

↳ displays carriage return

:- 0A H

↳ displays a line feed



eg :  
• model tiny  
• code

disp macro A

mov AH, 06H

mov DL, A

→ displaying my parameter

int 21H

end m

disp 0DH

whenever  
↓ is written,  
these lines  
are inserted  
in program  
by assembler

↓

mov AH, 06H

↓

mov DL, 0DH

↓

int 21H

↓

disp 0AH

↓

mov AH, 06H

↓

mov DL, 0AH

↓

INT 21H

• exit

end

⇒ Here, A is placed in DL  
& A is displayed.

### \* Displaying a Character string

- String : a series of ASCII coded char.
- Each string ends with a null char '\$'
- End of string is given by calling : 09H.  
(for \$)
- Before executing INT 21H, fn call no. 09H requires that DS:DX addresses the char string.



eg: • model small  
• data

```
MES DB 13, 10, 10, 'A test line.' '$'
```

• code  
• startup

```
mov AH, 09  
mov DX, offset MES  
int 21 H
```

• exit  
end

### ★ Using BIOS video function calls: Basic i/p o/p sys.

→ Diff. b/w DOS & Video BIOS fn calls:

DOS fn call : INT 21 H -

BIOS fn call : INT 10 H

① DOS: fn calls read & display a character with ease, but cursor positioning is difficult.

DOS

BIOS

1- Reads & displays a char. with ease, but cursor pos<sup>n</sup> is difficult.

1- Allows more control over the video display.

2- take more time to execute

2- Faster (takes less time to execute)

3- F<sup>n</sup> calls do not allow cursor placement

3- Allow cursor placement







being used from the declared macro

• startup  
home → home cursor

```
1 mov AH, 2
1 mov BH, 0
1 mov DX, 0
1 int 10H
```

# read & display or clear screen

```
mov CX, 25*80 → load char. count
mov AH, 6 → select fn 06H
mov DL, ' ' → select a space
```

MAIN 1:

```
int 21H → display a space
loop main 1 → repeat 2000 times
home
1 mov AH, 2
1 mov BH, 0
1 mov DX, 0
1 int 10H
exit
end
```

The speed of the above program is very slow. So, instead of using only INT 06H to clear screen, we use

06H along with ~~00H~~ AL:00H to blank screen.

For faster clear & home cursor program, use:

- 08H: reads char. attributes for blanking screen.
- DX: loaded with screen size, 4FH (79) and 19H (25).

\* MOV AH, 600: selects scroll function.



eg: Program that clears screen & moves the cursor :-

- model tiny
- code

```
home macro
mov AH, 2
mov BH, 0
mov DX, 0
int 10H
end m
```

- startup

```
mov BA, 0
mov AH, 8
int 10H → read video attribute
mov BL, BH → load pg. no.
mov BH, AH
mov CX, 0 → load attributes
mov DX, 194FH → line (BH) 25, column (BL) 79
mov AX, 600H → select scroll fn.
int 10H → scroll screen.
home :
```

```
┆ mov AH, 2
┆ mov BH, 0
┆ mov DX, 0
┆ int 10H
```

- exit

```
end
```



Q A program that displays AB followed by a carriage return and line feed combination using DISP macro

- model tiny

- code

```
disp macro var
```

```
mov DL, VAR
```

```
mov AH, 06
```

```
int 21H
```

```
endm
```

- startup. #

```
disp 'A'
```

```
└ mov DL, A
```

```
└ mov AH, 06
```

```
└ int 21H
```

```
MOV AL, 'B'
```

```
DISP AL
```

```
└ MOV DL, AL
```

```
└ MOV AH, 06
```

```
└ INT 21H .
```

```
DISP 'B'
```

(Carriage return)

```
└ MOV DL, 'B'
```

```
└ MOV AH, 06
```

```
└ INT 21H .
```

```
DISP 'A'
```

(line feed)

```
└ MOV DL, 'A'
```

```
└ MOV AH, 06
```

```
└ INT 21H .
```

- exit

```
end
```



# Chapter - 9 (theoretical)

## 8086/8088 Hardware Specific<sup>ns</sup>

### SECTION 9.1 ↳ PIN-OUTS & PIN FUNCTIONS.

#### 8086

- ✓ 16 bit  $\mu P$
- ✓ 16 bit data bus. (8088 : 8 bit data bus)

#### • Power supply requirements :-

- +5V  $\pm 10\%$
- 8086 draws max current 360mA
- 8088 " " " 340mA

• Connecting a  $\mu P$  : i/p current requirements should be known.

✓ i/p & o/p characteristics of pins : in table 9.1 & 9.2 resp.

✓ self :- Pg-305, 306.




## SECTION 9.3 : BUS BUFFERING & LATCHING :

✓ Related to different Bus connections.

Demultiplexing the buses.

↳ one signal separated to give multiple signals (opposite of Multiplexing)

\* Address/data bus of 8086/8088 is multiplexed to reduce no. of pins reqd for IC.



\* Buses must be present in order.


\* Demultiplexing 8088

↳ latches reqd :- 74LS373 74LS573  
connecting these latches to 8088, op is demux signals

\* Demultiplexing 8086

\* Buffered Sys :

↳ fully buffered sys :- Basically, boosting the signals so that their reception is proper at the target





# Chapter - 10

## TOPICS TO STUDY

### ✓ Section - 10.1

(From beginning till ROM Memory)

(all defins<sup>ns</sup>)

(diff. btw static RAM & dynamic RAM)

### ✓ Section - 10.2

(From beginning till PLD)

(few examples in blw → go through)

### ✓ Pg - 356, 357

(all the contents on that pg.)

### ✓ Pg - 379

(Isolated & memory mapped i/o)

### ✓ Pg - 382

(Handshaking)

(an example in this topic : do that too)